MC68HC908QC16_07 Datasheet, PDF(61/274 Page) Freescale Semiconductor, Inc – Microcontrollers

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MC68HC908QC16_07 Datasheet, PDF (61/274 Pages) Freescale Semiconductor, Inc – Microcontrollers

◁

Functional Description

LVISTOP â LVI Enable in Stop Mode Bit

When the LVIPWRD bit is clear, setting the LVISTOP bit enables the LVI to operate during stop mode.

Reset clears LVISTOP.

1 = LVI enabled during stop mode

0 = LVI disabled during stop mode

LVIRSTD â LVI Reset Disable Bit

LVIRSTD disables the reset signal from the LVI module.

1 = LVI module resets disabled

0 = LVI module resets enabled

LVIPWRD â LVI Power Disable Bit

LVIPWRD disables the LVI module.

1 = LVI module power disabled

0 = LVI module power enabled

LVITRIP â LVI Trip Point Selection Bit

LVITRIP selects the voltage operating mode of the LVI module. The voltage mode selected for the LVI

should match the operating VDD for the LVIâs voltage trip points for each of the modes.

1 = LVI operates for a 5-V protection

0 = LVI operates for a 3.3-V protection

NOTE

The LVITRIP bit is cleared by a power-on reset (POR) only. Other resets

will leave this bit unaffected.

SSREC â Short Stop Recovery Bit

SSREC enables the CPU to exit stop mode with a delay of 32 BUSCLKX4 cycles instead of a 4096

BUSCLKX4 cycle delay.

1 = Stop mode recovery after 32 BUSCLKX4 cycles

0 = Stop mode recovery after 4096 BUSCLKX4 cycles

NOTE

Exiting stop mode by an LVI reset will result in the long stop recovery.

When using the LVI during normal operation but disabling during stop mode, the LVI will have an

enable time of tEN. The system stabilization time for power-on reset and long stop recovery (both 4096

BUSCLKX4 cycles) gives a delay longer than the LVI enable time for these startup scenarios. There

is no period where the MCU is not protected from a low-power condition. However, when using the

short stop recovery configuration option, the 32 BUSCLKX4 delay must be greater than the LVIâs turn

on time to avoid a period in startup where the LVI is not protecting the MCU.

STOP â STOP Instruction Enable Bit

STOP enables the STOP instruction.

1 = STOP instruction enabled

0 = STOP instruction treated as illegal opcode

COPD â COP Disable Bit

COPD disables the COP module.

1 = COP module disabled

0 = COP module enabled

MC68HC908QC16 â¢ MC68HC908QC8 â¢ MC68HC908QC4 Data Sheet, Rev. 3

Freescale Semiconductor

61

▷