XRT83L34_05 Datasheet, PDF(71/99 Page) Exar Corporation – QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

XRT83L34_05 Datasheet, PDF (71/99 Pages) Exar Corporation – QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

◁

XRT83L34

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.1

TABLE 23: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION

0000011

0010011

0100011

0110011

CHANNEL_n

CHANNEL_0

CHANNEL_1

CHANNEL_2

CHANNEL_3

FUNCTION

TYPE

RESET

VALUE

BIT #

NAME

NLCDE1_n Network Loop Code Detection Enable Bit 1:

R/W

This bit together with NLCDE0_n control the Loop-Code detec-

tion of each channel.

NLCDE1

NLCDE0

Function

Disable Loop-code

detection

Detect Loop-Up code

in receive data

Detect Loop-Down

code in receive data

Automatic Loop-Code

detection

When NLCDE1 =â0â and NLCDE0 = â1â or NLCDE1 = â1â and

NLCDE0 = â0â, the chip is manually programmed to monitor

the receive data for the Loop-Up or Loop-Down code respec-

tively.When the presence of the â00001â or â001â pattern is

detected for more than 5 seconds, the status of the NLCD bit is

set to â1â and if the NLCD interrupt is enabled, an interrupt is

initiated.The Host has the option to control the Loop-Back

function manually.

Setting the NLCDE1 = â1â and NLCDE0 = â1â enables the

Automatic Loop-Code detection and Remote Loop-Back acti-

vation mode. As this mode is initiated, the state of the NLCD

interface bit is reset to â0â and the chip is programmed to mon-

itor the receive data for the Loop-Up code. If the â00001â pat-

tern is detected for longer than 5 seconds, the NLCD bit is set

â1â, Remote Loop-Back is activated and the chip is automati-

cally programmed to monitor the receive data for the Loop-

Down code. The NLCD bit stays set even after the chip stops

receiving the Loop-Up code. The Remote Loop-Back condition

is removed when the chip receives the Loop-Down code for

more than 5 seconds or if the Automatic Loop-Code detection

mode is terminated.

NLCDE0_n Network Loop Code Detection Enable Bit 0:

See description of D7 for function of this bit.

R/W

CODES_n Encoding and Decoding Select:

R/W

Writing a â0â to this bits selects HDB3 or B8ZS encoding and

decoding for channel number n. Writing â1â selects an AMI

coding scheme. This bit is only active when single rail mode is

selected.

▷