XRT83L34_05 Datasheet, PDF (19/99 Pages) Exar Corporation – QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

xr
XRT83L34
QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.1
SIGNAL NAME
RDY_DTACK
RXMUTE
PIN #
73
73
TYPE
O
I
DESCRIPTION
Ready or DTACK Output/Receive Muting upon LOS Command Input
pin:
The exact function of this input pin depends upon whether the XRT83L34
device has been configured to operate in the HOST or Hardware Mode, as
described below.
HOST Mode Operation - READY or DTACK Output Pin:
The exact function of this input pin depends upon which mode the Micropro-
cessor Interface has been configured to operate in, as described below.
Intel-Asynchronous Mode - RDY* - Ready Output:
If the Microprocessor Interface has been configured to operate in the Intel-
Asynchronous Mode, then this output pin will function as the "active-low"
READY output.
During a READ or WRITE cycle, the Microprocessor Interface block will tog-
gle this output pin to the logic low level, ONLY when it (the Microprocessor
Interface) is ready to complete or terminate the current READ or WRITE
cycle. Once the Microprocessor has determined that this input pin has tog-
gled to the logic "low" level, then it is now safe for it to move on and execute
the next READ or WRITE cycle.
If (during a READ or WRITE cycle) the Microprocessor Interface block is
holding this output pin at a logic "high" level, then the Microprocessor is
expected to extend this READ or WRITE cycle, until it detects this output pin
being toggled to the logic low level.
Motorola-Asynchronous Mode - DTACK* - Data Transfer Acknowledge
Output:
If the Microprocessor interface has been configured to operate in the Motor-
ola-Asynchronous Mode, then this output pin will function as the "active-low"
DTACK output.
During a READ or WRITE cycle, the Microprocessor Interface block will tog-
gle this output pin to the logic low level, ONLY when it (the Microprocessor
Interface) is ready to complete or terminate the current READ or WRITE
cycle. Once the Microprocessor Interface has determined that this input pin
has toggled to the logic "low" level, then it is now safe for it to move on and
execute the next READ or WRITE cycle.
If (during a READ or WRITE cycle) the Microprocessor Interface block is
holding this output pin at a logic "HIGH" level, then the MIcroprocessor is
expected to extend this READ or WRITE cycle, until it detects this output pin
being toggled to the logic "LOW" level.
Receive Muting - Hardware mode
See “Receive Muting upon LOS Command Input/READY or DTACK
Output:” on page 7.
NOTE: Internally pulled “Low” with a 50kΩ resistor.
16