English
Language : 

HB52R329E22-F Datasheet, PDF (20/66 Pages) Elpida Memory – 256 MB Registered SDRAM DIMM 32-Mword × 72-bit, 100 MHz Memory Bus, 2-Bank Module (36 pcs of 16 M × 4 Components) PC100 SDRAM
HB52R329E22-F
Relationship Between Frequency and Minimum Latency
Parameter
Frequency (MHz)
tCK (ns)
Active command to column command (same bank)
Active command to active command (same bank)
HB52R329E22
-A6F/B6F
100
PC100
Symbol Symbol 10
I RCD
2
I RC
7
Active command to precharge command (same bank) IRAS
Precharge command to active command (same bank) IRP
Write recovery or data-in to precharge command (same IDPL
bank)
5
2
Tdpl 1
Active command to active command (different bank) IRRD
2
Self refresh exit time
I SREX
Tsrx
2
Last data in to active command
(Auto precharge, same bank)
I APW
Tdal 3
Self refresh exit to command input
I SEC
7
Precharge command to high impedance
(CE latency = 3)
I HZP
Troh 3
(CE latency = 4)
I HZP
Troh 4
Last data out to active command (auto precharge)
I APR
0
(same bank)
Last data out to precharge (early precharge)
(CE latency = 3)
(CE latency = 4)
Column command to column command
Write command to data in latency
DQMB to data in
DQMB to data out
CKE to CK disable
Register set to active command
S to command disable
Power down exit to command input
I EP
I EP
I CCD
I WCD
I DID
I DOD
I CLE
I RSA
I CDD
I PEC
–2
–3
Tccd 1
Tdwd 1
Tdqm 1
Tdqz 3
Tcke 2
Tmrd 1
0
1
Notes
1
= [IRAS + IRP]
1
1
1
1
1
2
= [IDPL + IRP]
= [IRC]
3
Data Sheet No. E0112H10
20