AMD-762 Datasheet, PDF (7/122 Pages) Advanced Micro Devices – System Controller

24416C—December 2001
Preliminary Information
AMD-762™ System Controller Data Sheet
List of Figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
AMD-760MPX™ System Block Diagram (66-MHz PCI). . . . . . 5
AMD-760MP™ Chipset System Block Diagram (33-MHz PCI) 6
Push-Pull Transmission Line Example . . . . . . . . . . . . . . . . . . . 9
Dummy Load with External Compensation Resistors . . . . . . . 9
AMD-762™ System Controller Connection to DDR DIMMs . 12
DRAM Refresh Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
System Clocking with 66-MHz PCI Primary Bus . . . . . . . . . . 23
System Clocking with 33-MHz PCI Bus . . . . . . . . . . . . . . . . . . 24
Power Management Signal Connections. . . . . . . . . . . . . . . . . 25
Power On Suspend System Timing Diagram Example . . . . . 30
Suspend to RAM System Timing Diagram Example . . . . . . . 33
SYSCLK Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
AGPCLK and PCICLK Waveform . . . . . . . . . . . . . . . . . . . . . . 55
Clock Skew Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
DDR Clock Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
AMD-762 System Controller DDR Interface Outputs
Conceptual Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Address/Command and Memory Write Cycle Timing . . . . . . 59
AMD-762 System Controller DDR Interface Inputs
Conceptual Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Memory Read Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Setup, Hold, and Valid Delay Timings . . . . . . . . . . . . . . . . . . 62
AGP 2x Strobe/Data Turnaround Timings . . . . . . . . . . . . . . . 65
AGP 2x Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
AGP 4x Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
AGP 4x Strobe/Data Turnaround Timing . . . . . . . . . . . . . . . . 67
949-Pin Ceramic Column Grid Array (CCGA) Package. . . . . 72
List of Figures
vii