TLK111_14 Datasheet, PDF (83/110 Pages) Texas Instruments – PHYTER® Industrial Temperature 10/100Mbs Ethernet Physical Layer Transceiver

TLK111
www.ti.com
SLLSEF8B – AUGUST 2013 – REVISED JANUARY 2014
Table 8-58. Cable Diagnostic General Results Register (CDGRR), address 0x018A (continued)
BIT NAME
DEFAULT FUNCTION
3 Above 5 TPTD Peaks 0, RO
More than 5 reflections were detected on TPTD
2 Above 5 TPRD Peaks 0, RO
More than 5 reflections were detected on TPRD
1:0 RESERVED
00, RO
RESERVED: Writes ignored, read as 0
8.13.14 ALCD Control and Results 2 (ALCDRR2)
Table 8-59. ALCD Control and Results 2 (ALCDRR2), address 0x0215
BIT
BIT NAME
15:4 RESERVED
3:0 alcd_out2
DEFAULT
RO
<0011>,
RW
Control word to analog PGA
DESCRIPTION
8.13.15 ALCD Control and Results 3 (ALCDRR3)
Table 8-60. ALCD Control and Results 3 (ALCDRR3), address 0x021D
BIT
BIT NAME
15:12 RESERVED
11:0 FAGC Accumulator
DEFAULT
0000, RO
0110 0000
0000, RW
RESERVED
FAGC Accumulator:
DESCRIPTION
Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK111
Register Block
83