English
Language : 

TLK111_14 Datasheet, PDF (15/110 Pages) Texas Instruments – PHYTER® Industrial Temperature 10/100Mbs Ethernet Physical Layer Transceiver
TLK111
www.ti.com
SW_STRAP
Pin tied to Ground
SLLSEF8B – AUGUST 2013 – REVISED JANUARY 2014
PHY in Power Down
State
Power up
or
Reset event Thrugh
HW_RESET pin
Software Polls OUI Register
value (0x0002) to detect end
of PHY reset
Data = 2000
Data = FFFF
Software configures
SW_STRAP registers:
SWSCR1-3
(0x0009,0x000A,0x000B)
Software sets
Config_Done - bit [15] at
SWSCR1 Register (0x0009)
200ms
PHY starts power up
sequence using SW Strapping
configuration values
PHY in Operating mode
and tries to establish link
Figure 3-4. TLK111 SW Strap Programming
Figure 3-5 shows the timing relationship for typical SW Strapping programming.
SW_STRAP
HW_RESET
Config_Done
MDIO
Write/Read Transactions
200 ms
PHY State
Reset
Power Down
Wake up
Try to establish Link
Figure 3-5. TLK111 SW Strap Timing Diagram
Connecting an external pull-up resistor to pin 21 disables Software Strapping Mode during power up or
HW Reset.
Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK111
Hardware Configuration
15