LM3S101 Datasheet, PDF (20/445 Pages) List of Unclassifed Manufacturers – Microcontroller

Revision History
Table 1. Revision History (continued)
Date
January 2009
Revision Description
4644 ■ Incorrect bit type for RELOAD bit field in SysTick Reload Value register; changed to R/W.
■ Clarification added as to what happens when the SSI in slave mode is required to transmit but there
is no data in the TX FIFO.
■ Minor corrections to comparator operating mode tables.
■ Additional minor data sheet clarifications and corrections.
November 2008
4283
■ Revised High-Level Block Diagram.
■ Additional minor data sheet clarifications and corrections were made.
October 2008
4149
■ Added note on clearing interrupts to the Interrupts chapter:
Note:
It may take several processor cycles after a write to clear an interrupt source in order for
NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as
the last action in an interrupt handler, it is possible for the interrupt handler to complete
while NVIC sees the interrupt as still asserted, causing the interrupt handler to be
re-entered errantly. This can be avoided by either clearing the interrupt source at the
beginning of the interrupt handler or by performing a read or write after the write to clear
the interrupt source (and flush the write buffer)
■ Bit 13 and bit 5 of the GPTM Control (GPTMCTL) register should have been marked as reserved
for Stellaris^® devices without an ADC module.
■ Additional minor data sheet clarifications and corrections were made.
June 2008
2972 Started tracking revision history.
20
July 14, 2014
Texas Instruments-Production Data