English
Language : 

LM3S101 Datasheet, PDF (164/445 Pages) List of Unclassifed Manufacturers – Microcontroller
System Control
Register 17: Device Capabilities 3 (DC3), offset 0x018
This register provides a list of features available in the system. The Stellaris family uses this register
format to indicate the availability of the following family features in the specific device: Analog
Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.
Device Capabilities 3 (DC3)
Base 0x400F.E000
Offset 0x018
Type RO, reset 0x8100.03C0
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
32KHZ
reserved
CCP0
reserved
Type RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
Reset
1
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
reserved
C1MINUS C0O C0PLUS C0MINUS
reserved
Type RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
Reset
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
Bit/Field
31
30:25
24
23:10
9
8
7
6
5:0
Name
32KHZ
reserved
CCP0
reserved
C1MINUS
C0O
C0PLUS
C0MINUS
reserved
Type
RO
RO
RO
RO
RO
RO
RO
RO
RO
Reset
1
0
1
0
1
1
1
1
0
Description
32KHz Input Clock Available
When set, indicates the 32KHz pin or an even CCP pin is present and
can be used as a 32-KHz input clock.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
CCP0 Pin Present
When set, indicates that Capture/Compare/PWM pin 0 is present.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
C1- Pin Present
When set, indicates that the analog comparator 1 (-) input pin is present.
C0o Pin Present
When set, indicates that the analog comparator 0 output pin is present.
C0+ Pin Present
When set, indicates that the analog comparator 0 (+) input pin is present.
C0- Pin Present
When set, indicates that the analog comparator 0 (-) input pin is present.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
164
July 14, 2014
Texas Instruments-Production Data