SM320F28335PTPMEP Datasheet, PDF (88/167 Pages) Texas Instruments – Digital Signal Controller (DSC)

SM320F28335-EP
SPRS581D – JUNE 2009 – REVISED MAY 2012
Figure 4-16 is a block diagram of the SPI in slave mode.
SPIFFENA
SPIFFTX.14
Receiver
Overrun Flag
Overrun
INT ENA
RX FIFO registers
SPIRXBUF
RX FIFO _0
RX FIFO _1
−−−−−
RX FIFO _15
16
RX FIFO Interrupt
SPISTS.7
SPICTL.4
RX Interrupt
Logic
SPIRXBUF
Buffer Register
TX FIFO registers
SPITXBUF
TX FIFO _15
−−−−−
TX FIFO _1
TX FIFO _0
16
SPITXBUF
16
Buffer Register
SPIFFOVF FLAG
SPIFFRX.15
TX FIFO Interrupt
TX Interrupt
Logic
SPI INT FLAG
SPISTS.6
SPI INT
ENA
SPICTL.0
16
M
M
SPIDAT
Data Register
S
S
SW1
SPIDAT.15 − 0
Talk
SPICTL.1
M
M
S
S
SW2
SPIINT/SPIRXINT
To CPU
SPITXINT
State Control
SPI Char SPICCR.3 − 0
S
32 1 0
SPI Bit Rate
M
LSPCLK
SPIBRR.6 − 0
6543210
Master/Slave
SPICTL.2
SW3
Clock
S
Polarity
SPICCR.6
M
Clock
Phase
SPICTL.3
A. SPISTE is driven low by the master for a slave device.
Figure 4-16. SPI Module Block Diagram (Slave Mode)
www.ti.com
SPISIMO
SPISOMI
(A)
SPISTE
SPICLK
88
Peripherals
Copyright © 2009–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): SM320F28335-EP