C8051F388-B Datasheet, PDF (46/285 Pages) Silicon Laboratories – Flash MCU Family

C8051F388/9/A/B
6.3. Modes of Operation
ADC0 has a maximum conversion speed of 500 ksps. The ADC0 conversion clock is a divided version of
the system clock, determined by the AD0SC bits in the ADC0CF register.
6.3.1. Starting a Conversion
A conversion can be initiated in one of several ways, depending on the programmed states of the ADC0
Start of Conversion Mode bits (AD0CM2–0) in register ADC0CN. Conversions may be initiated by one of
the following:
1. Writing a 1 to the AD0BUSY bit of register ADC0CN
2. A Timer 0 overflow (i.e., timed continuous conversions)
3. A Timer 2 overflow
4. A Timer 1 overflow
5. A rising edge on the CNVSTR input signal
6. A Timer 3 overflow
7. A Timer 4 overflow
8. A Timer 5 overflow
Writing a 1 to AD0BUSY provides software control of ADC0 whereby conversions are performed "on-
demand". During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is
complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt
flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT)
should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT
is logic 1. Note that when Timer 2, 3, 4, or 5 overflows are used as the conversion source, Low Byte over-
flows are used if the timer is in 8-bit mode; High byte overflows are used if the timer is in 16-bit mode. See
Section “25. Timers” on page 224 for timer configuration.
Important Note About Using CNVSTR: The CNVSTR input pin also functions as a Port I/O pin. When the
CNVSTR input is used as the ADC0 conversion source, the associated pin should be skipped by the Digi-
tal Crossbar. See Section “20. Port Input/Output” on page 147 for details on Port I/O configuration.
46
Rev. 1.1