English
Language : 

PIC18F2480_09 Datasheet, PDF (325/490 Pages) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology
PIC18F2480/2580/4480/4580
TABLE 24-1: CAN CONTROLLER REGISTER MAP
Address(1)
F7Fh
F7Eh
F7Dh
F7Ch
F7Bh
F7Ah
F79h
F78h
F77h
F76h
F75h
F74h
F73h
F72h
F71h
F70h
F6Fh
F6Eh
F6Dh
F6Ch
F6Bh
F6Ah
F69h
F68h
F67h
F66h
F65h
F64h
F63h
F62h
F61h
F60h
Name
SPBRGH(3)
BAUDCON(3)
—(4)
—(4)
—(4)
—(4)
ECCP1DEL(3)
—(4)
ECANCON
TXERRCNT
RXERRCNT
COMSTAT
CIOCON
BRGCON3
BRGCON2
BRGCON1
CANCON
CANSTAT
RXB0D7
RXB0D6
RXB0D5
RXB0D4
RXB0D3
RXB0D2
RXB0D1
RXB0D0
RXB0DLC
RXB0EIDL
RXB0EIDH
RXB0SIDL
RXB0SIDH
RXB0CON
Address
Name
Address
Name
Address Name
F5Fh CANCON_RO0
F3Fh CANCON_RO2
F1Fh RXM1EIDL
F5Eh CANSTAT_RO0
F3Eh CANSTAT_RO2
F1Eh RXM1EIDH
F5Dh RXB1D7
F3Dh
TXB1D7
F1Dh RXM1SIDL
F5Ch RXB1D6
F3Ch
TXB1D6
F1Ch RXM1SIDH
F5Bh RXB1D5
F3Bh
TXB1D5
F1Bh RXM0EIDL
F5Ah RXB1D4
F3Ah
TXB1D4
F1Ah RXM0EIDH
F59h RXB1D3
F39h
TXB1D3
F19h RXM0SIDL
F58h RXB1D2
F38h
TXB1D2
F18h RXM0SIDH
F57h RXB1D1
F37h
TXB1D1
F17h RXF5EIDL
F56h RXB1D0
F36h
TXB1D0
F16h RXF5EIDH
F55h RXB1DLC
F35h TXB1DLC
F15h RXF5SIDL
F54h RXB1EIDL
F34h TXB1EIDL
F14h RXF5SIDH
F53h RXB1EIDH
F33h TXB1EIDH
F13h RXF4EIDL
F52h RXB1SIDL
F32h TXB1SIDL
F12h RXF4EIDH
F51h RXB1SIDH
F31h TXB1SIDH
F11h RXF4SIDL
F50h RXB1CON
F4Fh CANCON_RO1(2)
F4Eh CANSTAT_RO1(2)
F30h TXB1CON
F2Fh CANCON_RO3(2)
F2Eh CANSTAT_RO3(2)
F10h RXF4SIDH
F0Fh RXF3EIDL
F0Eh RXF3EIDH
F4Dh TXB0D7
F2Dh
TXB2D7
F0Dh RXF3SIDL
F4Ch TXB0D6
F2Ch
TXB2D6
F0Ch RXF3SIDH
F4Bh TXB0D5
F2Bh
TXB2D5
F0Bh RXF2EIDL
F4Ah TXB0D4
F2Ah
TXB2D4
F0Ah RXF2EIDH
F49h TXB0D3
F29h
TXB2D3
F09h RXF2SIDL
F48h
TXB0D2
F28h
TXB2D2
F08h RXF2SIDH
F47h TXB0D1
F27h
TXB2D1
F07h RXF1EIDL
F46h
TXB0D0
F26h
TXB2D0
F06h RXF1EIDH
F45h TXB0DLC
F25h TXB2DLC
F05h RXF1SIDL
F44h TXB0EIDL
F24h TXB2EIDL
F04h RXF1SIDH
F43h TXB0EIDH
F23h TXB2EIDH
F03h RXF0EIDL
F42h TXB0SIDL
F22h TXB2SIDL
F02h RXF0EIDH
F41h TXB0SIDH
F21h TXB2SIDH
F01h RXF0SIDL
F40h TXB0CON
F20h TXB2CON
F00h RXF0SIDH
Note 1:
2:
3:
4:
Shaded registers are available in Access Bank low area, while the rest are available in Bank 15.
CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given
for each instance of the controller register due to the Microchip header file requirement.
These registers are not CAN registers.
Unimplemented registers are read as ‘0’.
© 2009 Microchip Technology Inc.
DS39637D-page 325