HD6475328-CP10 Datasheet, PDF (444/459 Pages) Hitachi Semiconductor – original Hitachi CMOS microcomputer unit (MCU)

ZTAT Versions
P10 / ø*
RES
Internal reset signal
A15 to A0
R/W
External memory access
T1
T2
T3
H’0000
AS, RD and DS (read)
WR and DS (write)
D7 to D0 (write)
High impedance
I/O ports
High impedance
* _{The dotted line indicates that P10/ø is an input port if the corresponding DDR bit is 0,}
but a clock output pin if the DDR bit is 1.
Figure E-1 Reset during Memory Access (Mode 1)
435