|
MC9S12C Datasheet, PDF (281/680 Pages) Motorola, Inc – 16-Bit Microcontroller | |||
|
◁ |
Chapter 9 Clocks and Reset Generator (CRGV4) Block Description
Table 9-12. Outcome of Clock Loss in Pseudo-Stop Mode
CME SCME SCMIE
CRG Actions
0
X
1
0
1
1
X Clock failure -->
No action, clock loss not detected.
X Clock failure -->
CRG performs Clock Monitor Reset immediately
0 Clock Monitor failure -->
Scenario 1: OSCCLK recovers prior to exiting Pseudo-Stop Mode.
â MCU remains in Pseudo-Stop Mode,
â VREG enabled,
â PLL enabled,
â SCM activated,
â Start Clock Quality Check,
â Set SCMIF interrupt ï¬ag.
Some time later OSCCLK recovers.
â CM no longer indicates a failure,
â 4096 OSCCLK cycles later Clock Quality Check indicates clock o.k.,
â SCM deactivated,
â PLL disabled,
â VREG disabled.
â MCU remains in Pseudo-Stop Mode.
Some time later either a wakeup interrupt occurs (no SCM interrupt)
â Exit Pseudo-Stop Mode using OSCCLK as system clock (SYSCLK),
â Continue normal operation.
or an External Reset is applied.
â Exit Pseudo-Stop Mode using OSCCLK as system clock,
â Start reset sequence.
Scenario 2: OSCCLK does not recover prior to exiting Pseudo-Stop Mode.
â MCU remains in Pseudo-Stop Mode,
â VREG enabled,
â PLL enabled,
â SCM activated,
â Start Clock Quality Check,
â Set SCMIF interrupt ï¬ag,
â Keep performing Clock Quality Checks (could continue inï¬nitely)
while in Pseudo-Stop Mode.
Some time later either a wakeup interrupt occurs (no SCM interrupt)
â Exit Pseudo-Stop Mode in SCM using PLL clock (fSCM) as system clock
â Continue to perform additional Clock Quality Checks until OSCCLK
is o.k. again.
or an External RESET is applied.
â Exit Pseudo-Stop Mode in SCM using PLL clock (fSCM) as system clock
â Start reset sequence,
â Continue to perform additional Clock Quality Checks until OSCCLK
is o.k.again.
Freescale Semiconductor
MC9S12C-Family / MC9S12GC-Family
281
Rev 01.23
|
▷ |