|
MC68HC11E0CFNE2 Datasheet, PDF (14/242 Pages) Freescale Semiconductor, Inc – M68HC11 CPU, Power-saving stop and wait modes, Low-voltage devices available (3.0–5.5 Vdc) | |||
|
◁ |
General Description
⢠Computer operating properly (COP) watchdog system
⢠38 general-purpose input/output (I/O) pins:
â 16 bidirectional I/O pins
â 11 input-only pins
â 11 output-only pins
⢠Several packaging options:
â 52-pin plastic-leaded chip carrier (PLCC)
â 52-pin windowed ceramic leaded chip carrier (CLCC)
â 52-pin plastic thin quad flat pack, 10 mm x 10 mm (TQFP)
â 64-pin quad flat pack (QFP)
â 48-pin plastic dual in-line package (DIP), MC68HC811E2 only
â 56-pin plastic shrink dual in-line package, .070-inch lead spacing (SDIP)
1.3 Structure
See Figure 1-1 for a functional diagram of the E-series MCUs. Differences among devices are noted in
the table accompanying Figure 1-1.
1.4 Pin Descriptions
M68HC11 E-series MCUs are available packaged in:
⢠52-pin plastic-leaded chip carrier (PLCC)
⢠52-pin windowed ceramic leaded chip carrier (CLCC)
⢠52-pin plastic thin quad flat pack, 10 mm x 10 mm (TQFP)
⢠64-pin quad flat pack (QFP)
⢠48-pin plastic dual in-line package (DIP), MC68HC811E2 only
⢠56-pin plastic shrink dual in-line package, .070-inch lead spacing (SDIP)
Most pins on these MCUs serve two or more functions, as described in the following paragraphs. Refer
to Figure 1-2, Figure 1-3, Figure 1-4, Figure 1-5, and Figure 1-6 which show the M68HC11 E-series pin
assignments for the PLCC/CLCC, QFP, TQFP, SDIP, and DIP packages.
M68HC11E Family Data Sheet, Rev. 5.1
14
Freescale Semiconductor
|
▷ |