MC68HC11E0CFNE2 Datasheet, PDF (129/242 Pages) Freescale Semiconductor, Inc – M68HC11 CPU, Power-saving stop and wait modes, Low-voltage devices available (3.0–5.5 Vdc)

Control Bits
PR1, PR0
00
1 count —
overflow —
01
1 count —
overflow —
10
1 count —
overflow —
11
1 count —
overflow —
Table 9-1. Timer Summary
4.0 MHz
1.0 MHz
1000 ns
XTAL Frequencies
8.0 MHz
12.0 MHz
2.0 MHz
3.0 MHz
500 ns
333 ns
Main Timer Count Rates
1000 ns
65.536 ms
500 ns
32.768 ms
333 ns
21.845 ms
4.0 µs
262.14 ms
2.0 µs
131.07 ms
1.333 µs
87.381 ms
8.0 µs
524.29 ms
4.0 µs
262.14 ms
2.667 µs
174.76 ms
16.0 µs
1.049 s
8.0 µs
524.29 ms
5.333 µs
349.52 ms
Timer Structure
Other Rates
(E)
(1/E)
(E/1)
(E/2¹⁶)
(E/4)
(E/2¹⁸)
(E/8)
(E/2¹⁹)
(E/16)
(E/2²⁰)
9.2 Timer Structure
Figure 9-2 shows the capture/compare system block diagram. The port A pin control block includes logic
for timer functions and for general-purpose I/O. For pins PA3, PA2, PA1, and PA0, this block contains
both the edge-detection logic and the control logic that enables the selection of which edge triggers an
input capture. The digital level on PA[3:0] can be read at any time (read PORTA register), even if the pin
is being used for the input capture function. Pins PA[6:3] are used for either general-purpose I/O, or as
output compare pins. When one of these pins is being used for an output compare function, it cannot be
written directly as if it were a general-purpose output. Each of the output compare functions (OC[5:2]) is
related to one of the port A output pins. Output compare one (OC1) has extra control logic, allowing it
optional control of any combination of the PA[7:3] pins. The PA7 pin can be used as a general-purpose
I/O pin, as an input to the pulse accumulator, or as an OC1 output pin.
9.3 Input Capture
The input capture function records the time an external event occurs by latching the value of the
free-running counter when a selected edge is detected at the associated timer input pin. Software can
store latched values and use them to compute the periodicity and duration of events. For example, by
storing the times of successive edges of an incoming signal, software can determine the period and pulse
width of a signal. To measure period, two successive edges of the same polarity are captured. To
measure pulse width, two alternate polarity edges are captured.
In most cases, input capture edges are asynchronous to the internal timer counter, which is clocked
relative to an internal clock (PH2). These asynchronous capture requests are synchronized to PH2 so that
the latching occurs on the opposite half cycle of PH2 from when the timer counter is being incremented.
This synchronization process introduces a delay from when the edge occurs to when the counter value is
detected. Because these delays offset each other when the time between two edges is being measured,
the delay can be ignored. When an input capture is being used with an output compare, there is a similar
delay between the actual compare point and when the output pin changes state.
M68HC11E Family Data Sheet, Rev. 5.1
Freescale Semiconductor
129