XRT72L71 Datasheet, PDF (83/102 Pages) Exar Corporation – DS3 ATM UNI/CLEAR CHANNEL FRAMER

áç
XRT72L71
DS3 ATM UNI/CLEAR CHANNEL FRAMER
REV. 1.1.0
REGISTER 79
TABLE 80: RX CP INTERRUPT STATUS REGISTER
RX CP INTERRUPT STATUS REGISTER
HEX ADDRESS: 0X4F
BIT
FUNCTION
TYPE
7 OAM Buffer/FIFO Overflow RUR
DEFAULT
DESCRIPTION-OPERATION
0: Receive OAM Cell Buffer/FIFO has not experienced an “Overrun” event
since the last read of this register.
1: Receive OAM Cell Buffer/FIFO has experienced an “Overrun” event since
0
the last read of this register.
NOTE: This bit-field is only active if the XRT72L71 is operating in the “ATM
UNI” Mode.
6-3 Unused
RO
0
OAM FIFO mode:
0: Indicates that the “Receive OAM Cell FIFO” is empty and does not con-
tain any new OAM cell data.
1: Indicates that there at least one unread OAM cell exists within the
“Receive OAM Cell FIFO”.
2
OAM Interrupt Status/
OAM Cell Pending
RUR/RO
0
NOTE: If the “Receive OAM Cell” Buffer/FIFO is configured to operate in the
“FIFO” Mode, then this bit-field is “Read-Only”.
OAM Buffer Mode:
0: Indicates that the “Receipt of OAM Cell” Interrupt has NOT occurred since
the last read of this register.
1: Indicates that the “Receipt of OAM Cell” Interrupt has occurred since the
last read of this register.
1 LCD Interrupt Status
RUR
0: Indicates that the “Change in LCD Condition” interrupt has NOT occurred
since the last read of this register.
1: Indicates that the “Change in LCD Condition” Interrupt has occurred since
0
the last read of this register.
NOTE: This bit-field is only active if the XRT72L71 is operating in the “ATM
UNI” Mode.
0
HEC Byte Error Interrupt
Status
RUR
0: Indicates that the “Detection of HEC Byte” Error has NOT occurred since
the last read of this register.
1: Indicates that the “Detection of HEC Byte” Error has occurred since the
0
last read of this register.
NOTE: This bit-field is only active if the XRT72L71 is operating in the “ATM
UNI” Mode.
REGISTER 80
BIT
FUNCTION
7-0 Rx Idle Cell Pattern 1
TABLE 81: RX CP IDLE CELL PATTERN HEADER BYTE-1
RX CP IDLE CELL PATTERN HEADER BYTE-1
HEX ADDRESS: 0X50
TYPE
DEFAULT
DESCRIPTION-OPERATION
This register (along with the “Rx Idle Cell Mask 1” register) permits the user
to specify the “Idle Cell Filtering” criteria for Header Byte 1.
NOTES:
R/W
0x00
1. This register should be set to “0x00” when the Receive Cell Proces-
sor is receiving “ATM Forum” standard Idle Cells.
2. This bit-field is only active if the XRT72L71 is operating in the “ATM
UNI” Mode.
79