XRT72L71 Datasheet, PDF (15/102 Pages) Exar Corporation – DS3 ATM UNI/CLEAR CHANNEL FRAMER

áç
PIN DESCRIPTION (CONTINUED)
PIN NO.
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
SYMBOL
RxUData7
RxUData14
RxUData6
RxUData13
RxUData5
VDD
RxUData4
RxUData12
RxUData3
RxUData11
RxUData2
RxUData10
VDD
RxUData9
RxUData1
RxUData8
TYPE
O
***
O
***
O
70
RxUData0
O
71
GND
***
72
RxUSoC
O
73
RxUAddr4
I
74
RxUPrty
O
XRT72L71
DS3 ATM UNI/CLEAR CHANNEL FRAMER
REV. 1.1.0
DESCRIPTION
Receive UTOPIA Data Bus Output:
Please see description of RxUData15, pin 53.
NOTE: This output pin is only active if the XRT72L71 has been configured to
operate in the “ATM UNI” Mode.
Power Supply Pin
Receive UTOPIA Data Bus Output:
Please see description of RxUData15, pin 53.
NOTE: This output pin is only active if the XRT72L71 has been configured to
operate in the “ATM UNI” Mode.
Power Supply Pin
Receive UTOPIA Data Bus Output:
Please see description of RxUData15, pin 53.
NOTE: This output pin is only active if the XRT72L71 has been configured to
operate in the “ATM UNI” Mode.
Receive UTOPIA Data Bus Output - LSB:
Please see description of RxUData15, pin 53.
NOTE: This output pin is only active if the XRT72L71 has been configured to
operate in the “ATM UNI” Mode.
Ground Signal Pin
Receive UTOPIA Interface—Start of Cell Indicator: This output pin allows
the ATM Layer Processor to determine the boundaries or the ATM cells that
are output via the Receive UTOPIA Data bus. The Receive UTOPIA Interface
block will assert this signal when the first byte (or word) of a new cell is
present on the Receive UTOPIA Data Bus; RxUData[15:0].
NOTE: This output pin is only active if the XRT72L71 has been configured to
operate in the “ATM UNI” Mode.
Receive UTOPIA Address Bus input (MSB): This input pin, along with
RxUAddr3 through RxUAddr0 functions as the Receive UTOPIA Address bus
inputs. These input pins are only active when the UNI is operating in the Multi-
PHY Mode. The Receive UTOPIA Address Bus input is sampled on the rising
edge of the RxUClk signal. The contents of this address bus are compared
with the value stored in the “Rx UT Address Register (Address = 6Ch). If
these two values match, then the UNI will inform the ATM Layer Processor on
whether or not it has any new ATM cells to be read from the RxFIFO; by driv-
ing the RxUClav output to the appropriate level. If these two address values
do not match, then the UNI will not respond to the ATM Layer Processor; and
will keep its RxUClav output signal tri-stated.
NOTE: The user should tie this pin to “GND”, whenever the XRT72L71 has
been configured to operate in the “Clear-Channel-Framer” Mode.
Receive UTOPIA Interface—Parity Output pin: The Receive UTOPIA interface
block will compute the odd-parity of each byte (or word) that will place in the
Receive UTOPIA Data Bus. This odd-parity value will be output on this pin,
while the corresponding byte (or word) is present on the Receive UTOPIA Data
Bus.
NOTE: This output pin is only active if the XRT72L71 has been configured to
operate in the “ATM UNI” Mode.
11