XRT72L71 Datasheet, PDF (2/102 Pages) Exar Corporation – DS3 ATM UNI/CLEAR CHANNEL FRAMER

XRT72L71
DS3 ATM UNI/CLEAR CHANNEL FRAMER
REV. 1.1.0
áç
FIGURE 2. BLOCK DIAGRAM OF THE XRT72L71 DS3 UNI
A[8:0]
WR_RW
RD_DS
CS
ALE_AS
Reset
Int
D[15:0]
Width16
MOTO/Intel
RDY_DTCK
TxPOS
TxNEG
TxFrame
TxOHClk
TxLineClk
TxAISEn
TxFrameRef
TxInClk
TxOHIns
TxOHFrame
TxOH
TxPOHFrame
8KRef
StuffCtl
TxOHInd/TxPFrame
TxSerData/TxPOH
TxPOHClk
TxPOHIns
TxCellTxed
TxGFCClk
TxGFCMSB
TxGFC
TxUClk
TxUData[15:0]
TxUPrty
TxUSoC
TxUEn
TxUClav
TxUAddr[4:0]
Microprocessor
Interface
(Programmable
Registers and
Interrupt Block)
Transmitter
Transmit
DS3
Framer
Test and Diagnostic
Performance
Monitor
Line Interface
Drive and Scan
FEAC
Processor
LAPD
Transceiver
Receiver
Receive
DS3
Framer
Transmit PLCP
Processor/
Clear Channel
Transmit Serial Data
Processor
Transmit Cell
Processor
54b OAM Buffer
Transmit
UTOPIA
Interface
Receive PLCP
Processor/
Clear Channel
Receive Serial Data
Processor
Receive Cell
Processor
2x54b OAM
Buffer
Receive
UTOPIA
Interface
TDO
TDI
TestMode
TCK
TMS
RxLineClk
RxNEG
RxPOS
RLOS
RxAIS
RxOHClk
RxOH
RxSerClk
RxLOS
RxFrame
RxOHFrame
RxOOF
TAOS
DMO
RLOL
TxLev
RLOOP
LLOOP
Req
RxRed
EncoDis
RxPRed
RxPOHFrame
RxSerClk/RxPOHClk
RxSerData/RxPOH
RxOHInd/RxPFrame
RxPLOF
RxPOOF
RxLCD
RxCellRxed
RxGFCClk
RxGFCMSB
RxGFC
RxUClk
RxUEn
RxUPrty
RxUData[15:0]
RxUSoC
RxUClav
RxUAddr[4:0]
2