XRT72L71 Datasheet, PDF (29/102 Pages) Exar Corporation – DS3 ATM UNI/CLEAR CHANNEL FRAMER

áç
XRT72L71
DS3 ATM UNI/CLEAR CHANNEL FRAMER
REV. 1.1.0
AC ELECTRICAL CHARACTERISTICS (CONTINUED)
Test Conditions: T_A = 25°C, VDD = 3.3V ± 5% unless otherwise specified
SYMBOL
PARAMETER
MIN. TYP. MAX. UNITS
CONDITIONS
t₂₇
TxOH Data Hold time from rising edge
of TxOHClk signal
0
ns
t₂₈
TxOHIns signal setup time to rising
edge of TxOHClk
11
ns
t₂₉
TxOHIns signal hold time from rising
edge of TxOHClk
0
ns
Transmit DS3 Framer (LIU Interface Port)—See Figure 8 and Figure 9
Delay time of data on TxPOS or TxNEG,
t₃₀
following the rising edge of the
0.7
TxLineClk
Transmit DS3 Framer is config-
2.0
ns
ured to update TxPOS and
TxNEG on the rising edge of
TxLineClk.
Delay time of data on TxPOS or
t₃₁
TxNEG following the falling edge
0.7
of the TxLineClk
Transmit DS3 Framer is config-
1.5
ns
ured to update TxPOS and
TxNEG on the falling edge of
TxLineClk.
fTxLineClk Clock frequency of TxLineClk
44.736
MHz
t₃₂
Period of TxLineClk clock signal
10
ns
t₃₃
Bit Period of data on TxPOS or
TxNEG pins
10
ns
Receive DS3 Framer (Serial Output Port)—See Figure 10
fRxOHClk Frequency of RxOHClk signal
526.3
kHz
t₃₄
Period of RxOHClk clock signal
1900
ns
t₃₅
Delay Time from rising edge of
RxOHClk to RxOHFrame signal
950
970 ns >0.5 t₃₄
t₃₆
Delay Time from rising edge of
RxOHClk to valid data at RxOH
950
970 ns >0.5 t₃₄
t₃₇
Bit Period of data at RxOH
1900
ns
Receive DS3 Framer (LIU Interface Port)—See Figure 11 and Figure 12
t₃₈
RxPOS/RxNEG data Setup Time to
rising edge of RxLineClk
6
Receive DS3 Framer is configured
ns to sample RxPOS and RxNEG
on the rising edge of RxLineClk.
t₃₉
RxPOS/RxNEG data Hold Time from
rising edge of RxLineClk
3
Receive DS3 Framer is configured
ns to sample RxPOS and RxNEG
on the rising edge of RxLineClk.
t₄₀
RxPOS/RxNEG data Setup Time to
falling edge of RxLineClk
6
Receive DS3 Framer is configured
ns to sample RxPOS and RxNEG
on the falling edge of RxLineClk.
t₄₁
RxPOS/RxNEG data Hold Time from
falling edge of RxLineClk
3
Receive DS3 Framer is configured
ns to sample RxPOS and RxNEG
on the falling edge of RxLineClk.
fRxLineClk Clock frequency of RxLineClk
44.736
MHz
t₄₂
Period of RxLineClk clock signal
10
ns
25