English
Language : 

Z380 Datasheet, PDF (67/115 Pages) Zilog, Inc. – MICROPROCESSOR
ZILOG
8-BIT ROTATE AND SHIFT GROUP
MICROPROCESSOR
Mnemonic
Symbolic
Operation
Flags
P/
Opcode
# of Execute
S Z x H x V N C 76 543 210 HEX Bytes Time Notes
RLCA
Rotate Left Circular
• • x 0 x • 0 ¤ 00 000 111 07 1
2
RLA
RRCA
Accumulator
Rotate Left Accumulator
• • x 0 x • 0 ¤ 00 010 111 17 1
2
Rotate Right Circular
• • x 0 x • 0 ¤ 00 001 111 0F 1
2
RRA
RLC r
Accumulator
Rotate Right Accumulator • • x 0 x • 0 ¤ 00 011 111 1F 1
2
Rotate Left Circular
¤ ¤ x 0 x P 0 ¤ 11 001 011 CB 2
2
RLC (HL)
register r
Rotate Left Circular
00 (000) r
¤ ¤ x 0 x P 0 ¤ 11 001 011 CB 2
2+r
RLC (XY+d) Rotate Left Circular
00 (000) 110 06
¤ ¤ x 0 x P 0 ¤ 11 y11 101
4 4+r I
11 001 011 CB
← d →
RL m
RRC m
RR m
SLA m
SRA m
SRL m
Rotate Left
Rotate Right Circular
Rotate Right
Shift Left Arithmetic
Shift Right Arithmetic
Shift Right Logical
¤ ¤ x 0x P0¤
¤ ¤ x 0x P0¤
¤ ¤ x 0x P0¤
¤ ¤ x 0x P0¤
¤ ¤ x 0x P0¤
0¤ x 0x P0¤
00 (000) 110
(010)
(001)
(011)
(100)
(101)
(111)
Above instruction’s format and states are as shown for RLC’s. To form new opcode replace (000) of RLCs with shown
code.
RLD
RRD
Rotate Left Digit
between the accumulator
and location (HL)
Rotate Right Digit
between the accumulator
and location (HL)
¤ ¤ x 0 x P 0 • 11 101 101 ED 2
01 101 111 6F
¤ ¤ x 0 x P 0 • 11 101 101 ED 2
01 100 111 67
3+r (6)
3+r (6)
r
Reg
000 B
001 C
010 D
011 E
100 H
101 L
111 A
pp Regs
00
BC
00
DE
11
HL
y
XY
0
IX
1
IY
Notes:
Instructions in Italic face are Z380 new instructions, instructions with underline are Z180 original instructions.
I: This instruction may be used with DDIR Immediate instructions.
(6): The contents of the upper half of the accumulator is unaffected.
PS010001-0301