Z380 Datasheet, PDF (4/115 Pages) Zilog, Inc. – MICROPROCESSOR

ZILOG
PIN DESCRIPTION
MICROPROCESSOR
A31-A0 Address Bus (outputs, active High, tri-state). These
non-multiplexed address signals provide a linear memory
address space of four gigabytes. The 32-address signals
are also used to access I/O devices.
CLKsel Clock Option Select (input, active High). This
input should be connected to V to select the direct clock
DD
option and should be connected to V for the crystal
SS
option.
/BACK Bus Acknowledge (output, active Low, tri-state).
This signal, when asserted, indicates that the Z380 MPU
has accepted an external bus request and has tri-stated its
output drivers for the address bus, data bus and the bus
control signals /TREFR, /TREFA, /TREFC, /BHEN, /BLEN,
/MRD, /MWR, /IORQ, /IORD, and /IOWR. Note that the
Z380 MPU cannot provide any DRAM refresh transactions
while it is in the bus acknowledge state.
/BHEN Byte High Enable (output, active Low, tri-state).
This signal is asserted at the beginning of a memory, or
refresh transaction to indicate that an operation on D15-D8
is requested. For a 16-bit memory transaction, if /MSIZE is
asserted, indicating a byte-wide memory, another memory
transaction is performed to transfer the data on D15-D8,
this time through D15-D8.
/BLEN Byte Low Enable (output, active Low, tri-state). This
signal is asserted at the beginning of a memory or refresh
transaction to indicate that an operation on D7-D0 is
requested. For a 16-bit memory transaction, if /MSIZE is
asserted, indicating a byte-wide memory, only the data on
D7-D0 will be transferred during this transaction, and
another transaction will be performed to transfer the data
on D15-D8, this time through D7-D0.
/BREQ Bus Request (input, active Low). When this signal
is asserted, an external bus master is requesting control of
the bus. /BREQ has higher priority than all nonmaskable
and maskable interrupt requests.
BUSCLK Bus Clock (output, active High, tri-state). This
signal, output by the Z380 MPU, is the reference edge for
the majority of other signals generated by the Z380 MPU.
BUSCLK is a delayed version of the CLK input.
D15-D0 Data Bus (input/outputs, active High, tri-state).
This bi-directional 16-bit data bus is used for data transfer
between the Z380 MPU and memory or I/O devices. Note
that for a memory word transfer, the even-addressed
(A0 = 0) byte is generally transferred on D15-D8, and the
odd-addressed (A0 = 1) byte on D7-D0 (see the /MSIZE
pin description).
/EV Evaluation Mode (input, active Low). This input should
be left unconnected for normal operation. When it is driven
to logic 0, the Z380 MPU conditions itself in the reset mode
and tri-states all of its output pin drivers.
/HALT Halt Status (output, active Low, tri-state). If the Z380
MPU standby mode option is not selected, a Sleep instruc-
tion is executed no different than a Halt instruction, and the
one HALT signal goes active to indicate the CPU's HALT
state. If the standby mode option is selected, this signal
goes active only at the Halt instruction execution.
/STNBY Standby Status (output, active Low, tri-state). If
the Z380 MPU standby mode is selected, executing a
sleep instruction stops clocking within the Z380 MPU and
at BUSCLK and IOCLK after which this signal is asserted.
The Z380 MPU is then in the low power standby mode, with
all operations suspended.
/INT3-0 Interrupt Requests (inputs, active Low). These
signals are four asynchronous maskable interrupt inputs.
IOCLK I/O Clock (output, active High, tri-state). This signal
is a program controlled divided-down version of BUSCLK.
The division factor can be two, four, six or eight with I/O
transactions and interrupt-acknowledge transactions oc-
curring relative to IOCLK.
CLKI Clock/Crystal (input, active High). An externally
generated direct clock can be input at this pin and the
Z380 MPU would operate at the CLKI frequency. Alterna-
tively, a crystal up to 20 MHz can be connected across
CLKI and CLKO, and the Z380 MPU would operate at half
of the crystal frequency. The two clocking options are
controlled by the CLKsel input.
CLKO Crystal (output, active High). Crystal oscillator
connection. This pin should be left open if an externally
generated direct clock is input at the CLKI pin.
/INTAK Interrupt Acknowledge Status (output, active Low,
tri-state). This signal is used to distinguish between I/O and
interrupt acknowledge transactions. This signal is High
during I/O read and I/O write transactions and Low during
interrupt acknowledge transactions.
/IORQ Input/Output Request (output, active Low, tri-state).
This signal is active during all I/O read and write transac-
tions and interrupt acknowledge transactions.
PS010001-0301