LM3S6110 Datasheet, PDF (6/610 Pages) Texas Instruments – Stellaris® LM3S6110 Microcontroller

Table of Contents
10.2 Signal Description ....................................................................................................... 359
10.3 Functional Description ................................................................................................. 360
10.3.1 Transmit/Receive Logic ............................................................................................... 360
10.3.2 Baud-Rate Generation ................................................................................................. 360
10.3.3 Data Transmission ...................................................................................................... 361
10.3.4 Serial IR (SIR) ............................................................................................................. 362
10.3.5 FIFO Operation ........................................................................................................... 363
10.3.6 Interrupts .................................................................................................................... 363
10.3.7 Loopback Operation .................................................................................................... 364
10.3.8 IrDA SIR block ............................................................................................................ 364
10.4 Initialization and Configuration ..................................................................................... 364
10.5 Register Map .............................................................................................................. 365
10.6 Register Descriptions .................................................................................................. 366
11
11.1
11.2
11.3
11.3.1
11.3.2
11.3.3
11.3.4
11.4
11.5
11.6
Synchronous Serial Interface (SSI) .................................................................... 400
Block Diagram ............................................................................................................ 400
Signal Description ....................................................................................................... 400
Functional Description ................................................................................................. 401
Bit Rate Generation ..................................................................................................... 401
FIFO Operation ........................................................................................................... 402
Interrupts .................................................................................................................... 402
Frame Formats ........................................................................................................... 402
Initialization and Configuration ..................................................................................... 410
Register Map .............................................................................................................. 411
Register Descriptions .................................................................................................. 412
12 Ethernet Controller .............................................................................................. 438
12.1 Block Diagram ............................................................................................................ 438
12.2 Signal Description ....................................................................................................... 439
12.3 Functional Description ................................................................................................. 441
12.3.1 MAC Operation ........................................................................................................... 441
12.3.2 Internal MII Operation .................................................................................................. 444
12.3.3 PHY Operation ............................................................................................................ 444
12.3.4 Interrupts .................................................................................................................... 445
12.4 Initialization and Configuration ..................................................................................... 446
12.4.1 Hardware Configuration ............................................................................................... 446
12.4.2 Software Configuration ................................................................................................ 447
12.5 Ethernet Register Map ................................................................................................. 448
12.6 Ethernet MAC Register Descriptions ............................................................................. 449
12.7 MII Management Register Descriptions ......................................................................... 467
13 Analog Comparators ............................................................................................ 486
13.1 Block Diagram ............................................................................................................ 487
13.2 Signal Description ....................................................................................................... 487
13.3 Functional Description ................................................................................................. 488
13.3.1 Internal Reference Programming .................................................................................. 489
13.4 Initialization and Configuration ..................................................................................... 490
13.5 Register Map .............................................................................................................. 490
13.6 Register Descriptions .................................................................................................. 491
6
June 18, 2012
Texas Instruments-Production Data