LM3S6110 Datasheet, PDF (16/610 Pages) Texas Instruments – Stellaris® LM3S6110 Microcontroller

Table of Contents
Register 20:
Register 21:
Register 22:
Register 23:
Register 24:
Register 25:
Register 26:
Register 27:
Register 28:
Register 29:
Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120 ....................... 208
Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104 ................................... 210
Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114 ................................. 212
Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 ....................... 214
Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108 ................................... 216
Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118 ................................. 218
Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 ....................... 220
Software Reset Control 0 (SRCR0), offset 0x040 ............................................................. 222
Software Reset Control 1 (SRCR1), offset 0x044 ............................................................. 223
Software Reset Control 2 (SRCR2), offset 0x048 ............................................................. 225
Internal Memory ........................................................................................................................... 226
Register 1: Flash Memory Address (FMA), offset 0x000 .................................................................... 232
Register 2: Flash Memory Data (FMD), offset 0x004 ......................................................................... 233
Register 3: Flash Memory Control (FMC), offset 0x008 ..................................................................... 234
Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C ............................................ 236
Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010 ........................................................ 237
Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 ..................... 238
Register 7: USec Reload (USECRL), offset 0x140 ............................................................................ 240
Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200 ................... 241
Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400 ............... 242
Register 10: User Debug (USER_DBG), offset 0x1D0 ......................................................................... 243
Register 11: User Register 0 (USER_REG0), offset 0x1E0 .................................................................. 244
Register 12: User Register 1 (USER_REG1), offset 0x1E4 .................................................................. 245
Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 .................................... 246
Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208 .................................... 247
Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C ................................... 248
Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404 ............................... 249
Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408 ............................... 250
Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C ............................... 251
General-Purpose Input/Outputs (GPIOs) ................................................................................... 252
Register 1: GPIO Data (GPIODATA), offset 0x000 ............................................................................ 264
Register 2: GPIO Direction (GPIODIR), offset 0x400 ......................................................................... 265
Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404 .................................................................. 266
Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408 ........................................................ 267
Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C ................................................................ 268
Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410 ................................................................... 269
Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414 ........................................................ 270
Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418 ................................................... 271
Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C ................................................................ 272
Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420 ............................................ 273
Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500 ........................................................ 275
Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504 ........................................................ 276
Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508 ........................................................ 277
Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C ......................................................... 278
Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510 ................................................................ 279
Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514 ........................................................... 280
Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518 ................................................ 281
Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C ................................................................ 282
16
June 18, 2012
Texas Instruments-Production Data