English
Language : 

LM3S5P3B Datasheet, PDF (15/1170 Pages) Texas Instruments – Stellaris® LM3S5P3B Microcontroller
Stellaris® LM3S5P3B Microcontroller
Table 8-3.
Table 8-4.
Table 8-5.
Table 8-6.
Table 8-7.
Table 8-8.
Table 8-9.
Table 8-10.
Table 8-11.
Table 8-12.
Table 8-13.
Table 9-1.
Table 9-2.
Table 9-3.
Table 9-4.
Table 9-5.
Table 9-6.
Table 9-7.
Table 9-8.
Table 9-9.
Table 9-10.
Table 9-11.
Table 9-12.
Table 10-1.
Table 10-2.
Table 10-3.
Table 10-4.
Table 10-5.
Table 10-6.
Table 10-7.
Table 10-8.
Table 10-9.
Table 10-10.
Table 10-11.
Table 11-1.
Table 12-1.
Table 12-2.
Table 12-3.
Table 12-4.
Table 12-5.
Table 13-1.
Table 13-2.
Table 13-3.
Table 13-4.
Table 14-1.
Table 14-2.
Table 14-3.
Control Structure Memory Map ........................................................................... 360
Channel Control Structure .................................................................................. 360
μDMA Read Example: 8-Bit Peripheral ................................................................ 369
μDMA Interrupt Assignments .............................................................................. 370
Channel Control Structure Offsets for Channel 30 ................................................ 371
Channel Control Word Configuration for Memory Transfer Example ...................... 371
Channel Control Structure Offsets for Channel 7 .................................................. 372
Channel Control Word Configuration for Peripheral Transmit Example .................. 373
Primary and Alternate Channel Control Structure Offsets for Channel 8 ................. 374
Channel Control Word Configuration for Peripheral Ping-Pong Receive
Example ............................................................................................................ 375
μDMA Register Map .......................................................................................... 376
GPIO Pins With Non-Zero Reset Values .............................................................. 414
GPIO Pins and Alternate Functions (100LQFP) ................................................... 414
GPIO Pins and Alternate Functions (108BGA) ..................................................... 416
GPIO Pad Configuration Examples ..................................................................... 422
GPIO Interrupt Configuration Example ................................................................ 423
GPIO Pins With Non-Zero Reset Values .............................................................. 424
GPIO Register Map ........................................................................................... 424
GPIO Pins With Non-Zero Reset Values .............................................................. 437
GPIO Pins With Non-Zero Reset Values .............................................................. 443
GPIO Pins With Non-Zero Reset Values .............................................................. 445
GPIO Pins With Non-Zero Reset Values .............................................................. 448
GPIO Pins With Non-Zero Reset Values .............................................................. 455
Available CCP Pins ............................................................................................ 470
General-Purpose Timers Signals (100LQFP) ....................................................... 471
General-Purpose Timers Signals (108BGA) ......................................................... 472
General-Purpose Timer Capabilities .................................................................... 473
Counter Values When the Timer is Enabled in Periodic or One-Shot Modes .......... 474
16-Bit Timer With Prescaler Configurations ......................................................... 475
Counter Values When the Timer is Enabled in RTC Mode .................................... 476
Counter Values When the Timer is Enabled in Input Edge-Count Mode ................. 476
Counter Values When the Timer is Enabled in Input Event-Count Mode ................ 478
Counter Values When the Timer is Enabled in PWM Mode ................................... 479
Timers Register Map .......................................................................................... 484
Watchdog Timers Register Map .......................................................................... 519
ADC Signals (100LQFP) .................................................................................... 543
ADC Signals (108BGA) ...................................................................................... 544
Samples and FIFO Depth of Sequencers ............................................................ 545
Differential Sampling Pairs ................................................................................. 552
ADC Register Map ............................................................................................. 561
UART Signals (100LQFP) .................................................................................. 623
UART Signals (108BGA) .................................................................................... 623
Flow Control Mode ............................................................................................. 628
UART Register Map ........................................................................................... 634
SSI Signals (100LQFP) ...................................................................................... 687
SSI Signals (108BGA) ........................................................................................ 687
SSI Register Map .............................................................................................. 698
January 20, 2012
15
Texas Instruments-Production Data