English
Language : 

LM3S5P3B Datasheet, PDF (1082/1170 Pages) Texas Instruments – Stellaris® LM3S5P3B Microcontroller
Signal Tables
Table 23-8. Signals by Signal Name (continued)
Pin Name
U1Tx
U2Rx
U2Tx
USB0DM
Pin Number Pin Mux / Pin
Assignment
G2
PD1 (5)
H1
PD3 (1)
L2
PC7 (5)
M3
PA1 (9)
D12
PB1 (5)
B7
PB5 (7)
G1
PD0 (4)
K1
PG0 (1)
A6
PB4 (4)
C6
PD5 (9)
B2
PE4 (5)
G2
PD1 (4)
K2
PG1 (1)
A3
PD6 (9)
C11
fixed
Pin Type
O
I
O
I/O
USB0DP
C12
fixed
I/O
USB0RBIAS
B12
fixed
O
VBAT
L12
fixed
-
VDD
VDDA
K7
fixed
-
G12
K8
K9
H10
G10
E10
G11
C7
fixed
-
VDDC
VREFA
D3
fixed
-
C3
A7
PB6
I
Buffer Typea Description
TTL
UART module 1 transmit. When in IrDA mode, this
signal has IrDA modulation.
TTL
UART module 2 receive. When in IrDA mode, this
signal has IrDA modulation.
TTL
UART module 2 transmit. When in IrDA mode, this
signal has IrDA modulation.
Analog
Analog
Analog
Power
Power
Bidirectional differential data pin (D- per USB
specification) for USB0.
Bidirectional differential data pin (D+ per USB
specification) for USB0.
9.1-kΩ resistor (1% precision) used internally for
USB analog circuitry.
Power source for the Hibernation module. It is
normally connected to the positive terminal of a
battery and serves as the battery
backup/Hibernation module power-source supply.
Positive supply for I/O and some logic.
Power
Power
Analog
The positive supply for the analog circuits (ADC,
Analog Comparators, etc.). These are separated
from VDD to minimize the electrical noise contained
on VDD from affecting the analog functions. VDDA
pins must be supplied with a voltage that meets the
specification in Table 25-2 on page 1099, regardless
of system implementation.
Positive supply for most of the logic function,
including the processor core and most peripherals.
The voltage on this pin is 1.3 V and is supplied by
the on-chip LDO. The VDDC pins should only be
connected to the LDO pin and an external capacitor
as specified in Table 25-6 on page 1104.
This input provides a reference voltage used to
specify the input voltage at which the ADC converts
to a maximum value. In other words, the voltage
that is applied to VREFA is the voltage with which
an AINn signal is converted to 1023. The VREFA
input is limited to the range specified in Table
25-23 on page 1111 .
1082
Texas Instruments-Production Data
January 20, 2012