STE10A Datasheet, PDF (41/82 Pages) STMicroelectronics – PCI 10/100 Ethernet controller with integrated PHY (3.3V)

STE10/100A
Registers and descriptors description
Table 8.
Bit #
7
6~2
1
0
Control/status register description (continued)
Name
Description
Big or little endian selection.
BLE 0: little endian (for example INTEL)
1: big endian (only for data buffer)
DSL
Descriptor skip length. Defines the gap between
two descriptors in the units of DW.
BAR
SWR
Bus arbitration
0: receive operations have higher priority
1: transmit operations have higher priority
Software reset
1: Reset all internal hardware (excluding
transceivers and configuration registers). This
signal will be cleared by the STE10/100A itself
after the reset process is completed.
Default
0
0
0
0
RW type
R/W*
R/W*
R/W*
R/W*
R/W* = Before writing the transmit and receive operations should be stopped.
CSR1 (offset = 08h), TDR - Transmit demand register
31~ 0
TPDM
Transmit poll demand.
While the STE10/100A is in the suspended
state, a write to this register (any value) will
trigger the read-tx-descriptor process, which
checks the own-bit; if set, the transmit process is
then started.
FFFFFFFFh
R/W*
R/W* = Before writing the transmit process should be in the suspended state
CSR2 (offset = 10h), RDR - Receive demand register
31 ~ 0
RPDM
Receive poll demand.
While the STE10/100A is in the suspended
state, a write to this register (any value) will
trigger the read-rx-descriptor process, which
checks the own-bit, if set, the process to move
data from the FIFO to buffer is then started.
FFFFFFFFh
R/W*
R/W* = Before writing the receive process should be in the suspended state
CSR3 (offset = 18h), RDB - Receive descriptor base address
31~ 2
1, 0
SAR Start address of receive descriptor
RBND Must be 00, DW boundary
0
R/W*
00
RO
R/W* = Before writing the receive process should be stopped
CSR4 (offset = 20h), TDB - Transmit descriptor base address
31~ 2
1, 0
SAT Start address of transmit descriptor
TBND Must be 00, DW boundary
0
R/W*
00
RO
R/W* = Before writing the transmit process should be stopped
41/82