SI5328 Datasheet, PDF(8/70 Page) Silicon Laboratories – ITU-T G.8262 SYNCHRONOUS ETHERNET JITTER-ATTENUATING CLOCK MULTIPLIER

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SI5328 Datasheet, PDF (8/70 Pages) Silicon Laboratories – ITU-T G.8262 SYNCHRONOUS ETHERNET JITTER-ATTENUATING CLOCK MULTIPLIER

◁

Si5328

Table 2. DC Characteristics (Continued)

(VDD = 2.5 V Â±10% or 3.3 V Â±10%, TA = â40 to 85 Â°C)

Parameter

3-Level Input Pins4

Symbol

Test Condition

Input Voltage Low

VILL

Input Voltage Mid

VIMM

Input Voltage High

VIHH

Input Low Current

IILL

Input Mid Current

IIMM

Input High Current

IIHH

LVCMOS Output Pins

See Note 4

Min

Typ

Max

Unit

0.45 x

VDD

0.85 x

VDD

â20

â2

0.15 x VDD

0.55 x VDD

ÂµA

Output Voltage Low

VOL

IO = 2 mA

VDD = 2.25 V

0.4

Output Voltage Low

IO = 2 mA

VDD = 2.97 V

0.4

Output Voltage High

VOH

IO = â2 mA

VDD = 2.25 V

VDD â0.4

Output Voltage High

IO = â2 mA

VDD = 2.97 V

VDD â0.4

Disabled Leakage

IOZ

Current

RSTb = 0

â100

100

ÂµA

Notes:

1. Current draw is independent of supply voltage

2. No under- or overshoot is allowed.

3. LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 312.5 MHz.

4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family

Reference Manual for more details.

Rev. 1.0

▷