SI5328 Datasheet, PDF(14/70 Page) Silicon Laboratories – ITU-T G.8262 SYNCHRONOUS ETHERNET JITTER-ATTENUATING CLOCK MULTIPLIER

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SI5328 Datasheet, PDF (14/70 Pages) Silicon Laboratories – ITU-T G.8262 SYNCHRONOUS ETHERNET JITTER-ATTENUATING CLOCK MULTIPLIER

◁

Si5328

Table 5. Jitter Generation1,2,3,4,5,6

Symbol

Filter

Output

Min

Typ

Frequency

JGEN

12 kHz to 20 MHz 125 MHz

331

JGEN

10 kHz to 1 MHz 125 MHz

287

JGEN

12 kHz to 20 MHz 156.25 MHz

308

JGEN

10 kHz to 1 MHz 156.25 MHz

263

Notes:

1. Input frequency = 25 MHz.

2. XAXB reference = Rakon 40 MHz TCXO model RTX7050A, part number 509768.

3. Vdd = 3.3 V.

4. Clock output = LVPECL.

5. Loop bandwidth = 0.085 Hz.

6. Using Agilent E5052B.

Max

Unit

fs, RMS

Rev. 1.0

▷