SI5328 Datasheet, PDF(5/70 Page) Silicon Laboratories – ITU-T G.8262 SYNCHRONOUS ETHERNET JITTER-ATTENUATING CLOCK MULTIPLIER

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SI5328 Datasheet, PDF (5/70 Pages) Silicon Laboratories – ITU-T G.8262 SYNCHRONOUS ETHERNET JITTER-ATTENUATING CLOCK MULTIPLIER

◁

Si5328

Table 2. DC Characteristics

(VDD = 2.5 V Â±10% or 3.3 V Â±10%, TA = â40 to 85 Â°C)

Parameter

Supply Current1

Symbol

Test Condition

Min

Typ

IDD

LVPECL Format

251

808 MHz Out

Both CKOUTs Enabled

LVPECL Format

808 MHz Out

1 CKOUT Enabled

217

CMOS Format

204

25 MHz Out

Both CKOUTs Enabled

CMOS Format

25 MHz Out

1 CKOUT Enabled

194

Disable Mode

165

Max

Unit

279

243

234

220

CKINn Input Pins2

Input Common Mode

Voltage (Input Thresh-

old Voltage)

VICM

2.5 V Â± 10%

3.3 V Â± 10%

1.7

1.1

1.95

Input Resistance

CKNRIN

Single-ended

kï

Single-Ended Input

Voltage Swing

VISE

(See Absolute Specs)

fCKIN < 212.5 MHz

0.2

See Figure 1.

fCKIN > 212.5 MHz

0.25

See Figure 1.

VPP

Differential Input

VID

Voltage Swing

(See Absolute Specs)

fCKIN < 212.5 MHz

0.2

See Figure 1.

fCKIN > 212.5 MHz

0.25

See Figure 1.

VPP

Notes:

1. Current draw is independent of supply voltage

2. No under- or overshoot is allowed.

3. LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 312.5 MHz.

4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family

Reference Manual for more details.

Rev. 1.0

▷