English
Language : 

SI5341 Datasheet, PDF (10/56 Pages) Silicon Laboratories – LOW-JITTER, 10-OUTPUT, ANY-FREQUENCY, ANY-OUTPUT CLOCK GENERATOR
Si5341/40
Table 5. Differential Clock Output Specifications (Continued)
(VDD = 1.8 V ±5%, VDDA = 3.3 V ±5%, VDDO = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, TA = –40 to 85 °C)
Parameter
Common Mode Voltage1
Rise and Fall Times
(20% to 80%)
Differential Output Impedance2
Power Supply Noise Rejection3
Symbol
VCM
tR/tF
ZO
PSRR
Test Condition
Min Typ Max
Normal Mode or Low Power Modes
VDDO = 3.3 V
LVDS
LVPECL
1.10 1.25 1.35
1.90 2.05 2.15
VDDO = 2.5 V
LVPECL
LVDS
1.15 1.25 1.35
VDDO = 1.8 V Sub-LVDS 0.87 0.93 1.0
Normal Mode
— 170 240
Low Power Mode
— 300 430
Normal Mode
— 100 —
Low Power Mode
— 650 —
Normal Mode
10 kHz sinusoidal noise
— –93 —
100 kHz sinusoidal noise
— –93 —
500 kHz sinusoidal noise
— –84 —
1 MHz sinusoidal noise
— –79 —
Units
V
ps


dBc
Low Power Mode
10 kHz sinusoidal noise
— –98 —
dBc
100 kHz sinusoidal noise
500 kHz sinusoidal noise
1 MHz sinusoidal noise
— –95 —
— –84 —
— –76 —
Notes:
1. The typical normal mode (or low power mode) LVDS maximum is 100 mV (or 80 mV) higher than the TIA/EIA-644
maximum. For normal and low-power modes, the amplitudes are programmable through register settings and can be
stored in NVM. Each output driver can be programmed independently. See Appendix A of the Si5341/40 Reference
Manual.
2. Driver output impedance depends on selected output mode (Normal, Low Power).
3. Measured for 156.25 MHz carrier frequency. Sinewave noise added to VDDO (1.8 V = 50 mVpp, 2.5 V/
3.3 V = 100 mVpp) and noise spur amplitude measured.
OUTx
OUTx
Vcm
Vcm
Vpp_se
Vpp_se
Vpp_diff = 2*Vpp_se
4. Measured across two adjacent outputs, both in LVDS mode, with the victim running at 155.52 MHz and the aggressor
at 156.25 MHz. Refer to application note, “AN862: Optimizing Si534x Jitter Performance in Next Generation Internet
Infrastructure Systems”, guidance on crosstalk minimization.
5. For other amplitudes see Appendix A of the Si5341/40 Reference Manual.
6. See Note 4, but in this case the measurement is across two output clocks that have a single clock between them.
7. Same as Note 4, but the Si5340 has less crosstalk due to the spacing of adjacent outputs.
10
Rev. 1.0