4509 Datasheet, PDF(72/142 Page) Renesas Technology Corp – SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

4509 Datasheet, PDF (72/142 Pages) Renesas Technology Corp – SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

◁

4509 Group

Timer control register PA

PA0 Prescaler control bit

at reset : 02

Stop (state initialized)

Operating

at RAM back-up : 02

TPAA

W13

W12

W11

W10

W23

W22

W21

W20

W53

W52

W51

W50

Timer control register W1

PWM1 function control bit

Timer 1 control bit

Timer 1 count source selection bits

at reset : 00002

at RAM back-up : 00002

PWM1 function invalid

PWM1 function valid

Stop (state retained)

Operating

W11 W10

Count source

0 0 PWM2 signal

0 1 Prescaler output (ORCLK)

1 0 CNTR1 input

1 1 On-chip oscillator clock (f(RING))

R/W

TAW1/TW1A

Timer control register W2

PWM2 function control bit

Timer 2 control bit

Timer 2 count source selection bits

at reset : 00002

at RAM back-up : 00002

0 PWM2 function invalid

1 PWM2 function valid

0 Stop (state retained)

1 Operating

W21 W20

Count source

0 0 Timer 1 underflow signal (T1UDF)

0 1 Prescaler output (ORCLK)

1 0 CNTR0 input

1 1 System clock (STCK)

R/W

TAW2/TW2A

Timer control register W5

P12/CNTR0 pin function selection bit

Timer 1 count auto-stop circuit

selection bit (Note 2)

Timer 1 count start synchronous circuit

selection bit (Note 3)

CNTR0 pin input count edge selection bit

at reset : 00002

at RAM back-up : state retained

P12 (I/O) / CNTR0 (input)

P12 (input) /CNTR0 (I/O)

0 Count auto-stop circuit not selected

1 Count auto-stop circuit selected

0 Count start synchronous circuit not selected

1 Count start synchronous circuit selected

0 Falling edge

1 Rising edge

R/W

TAW5/TW5A

W63

W62

W61

W60

Timer control register W6

P11/CNTR1 pin function selection bit

CNTR 1 pin output auto-control circuit

selection bit

Timer 2

INT pin input period count circuit selection bit

CNTR1 pin input count edge selection bit

at reset : 00002

at RAM back-up : state retained

P11 (I/O) / CNTR1 (input)

P11 (input) /CNTR1 (I/O)

0 Output auto-control circuit not selected

1 Output auto-control circuit selected

0 INT pin input period count circuit not selected

1 INT pin input period count circuit selected

0 Falling edge

1 Rising edge

R/W

TAW6/TW6A

Notes 1: âRâ represents read enabled, and âWâ represents write enabled.

2: This function is valid only when the INT pin/timer 1 control is enabled (I10=â1â) and the timer 1 count start synchronous circuit is selected (W51=â1â).

3: This function is valid only when the INT pin/timer 1 control is enabled (I10=â1â).

Rev.1.02 2006.12.22 page 72 of 140

REJ03B0147-0102

▷