PT7A6632 Datasheet, PDF (13/61 Pages) Pericom Semiconductor Corporation – PT7A6632 32-Channel HDLC Controller

Data Sheet
PT7A6632 32-Channel HDLC Controller
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Hyperchannel
Three standard ISDN hyperchannel options (two for T1, one
for CEPT PCM-30) are available by setting HCS0 and HCS1
as well as T1/CEPT pins. See Table 3 and Figure 11.
All channels can also be randomly grouped into flexible
hyperchannel (with HCS0 HCS1 = 00). A hyperchannel can
contains any number of 64kb/s channels. Details is illustrated
in “External Memory Organization and Definition” and Table
10.
Table 3. Hyperchannel Selection
T1/CEPT HCS1
HCS0
x
0
0
1
1
0
1
0
1
0
1
0
x
1
1
0
0
1
Channel Selection
All channels are 64kb/s. (Flexible hyperchannel can be programmed)
Four channels of 384kb/s (H0). Valid for T1 only.
Single channel of 1.538Mb/s (H11). Valid for T1 only.
Single channel of 1.92Mb/s (H12). Time-slots 0 and 16 are 64kb/s. Valid for CEPT
only.
Reserved.
Reserved.
Figure 11. Standard Hyperchannel Provisory
CEPT PCM-30 Mode
Framing Time-Slot (8 bits)
Signaling Channel (8 bits)
64kb/s
F ^{1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 S 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31}
TS 0,
CH 00000
H12 ^{F 1}
Data Channel (8 Bits) (Typ.)
TS 1, CH 00001
S1
TS 17, CH 10001
TS 16, CH 10000
TS 31, CH 11111
1920 kb/s
TS 1, CH 00001
T1 Mode
64kb/s
F 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
CH 00001
H0 ^{F 1}
CH 00010
2
3
CH 11000
384 kb/s
4
H11 F 1
1536 kb/s
Note:
Grouping of 64kb/s channels into standard hyperchannels is fixed as shown. Time-slot assignments can be
changed (when HCS1 HCS0 = 00) to create flexible hyperchannels by programming command buffers.
PT019(05/02)
13
Ver:2