English
Language : 

MC68340AB16E Datasheet, PDF (314/441 Pages) Motorola, Inc – Integrated Processor with DMA User’s Manual
Freescale Semiconductor, Inc.
Address FC
700
S1
701
S
702
S
703
S
704
S
705
S
Register Read (R/W = 1)
MCR (HIGH BYTE)
MCR (LOW BYTE)
DO NOT ACCESS3
DO NOT ACCESS3
INTERRUPT LEVEL (ILR)
INTERRUPT VECTOR (IVR)
Register Write (R/W = 0)
MCR (HIGH BYTE)
MCR (LOW BYTE)
DO NOT ACCESS3
DO NOT ACCESS3
NTERRUPT LEVEL (ILR)
INTERRUPT VECTOR (IVR)
710
S/U2
711
S/U
712
S/U
713
S/U
714
S/U
715
S/U
716
S/U
717
S/U
718
S/U
719
S/U
71A
S/U
71B
S/U
71C
S/U
71D
S/U
71E
S/U
71F
S/U
720
S/U
721
S/U
MODE REGISTER 1A (MR1A)
STATUS REGISTER A (SRA)
DO NOT ACCESS3
RECEIVER BUFFER A (RBA)
INPUT PORT CHANGE REGISTER (IPCR)
INTERRUPT STATUS REGISTER (ISR)
DO NOT ACCESS3
DO NOT ACCESS3
MODE REGISTER 1B (MR1B)
STATUS REGISTER B (SRB)
DO NOT ACCESS3
RECEIVER BUFFER B (RBB)
DO NOT ACCESS3
INPUT PORT REGISTER (IP)
DO NOT ACCESS3
DO NOT ACCESS3
MODE REGISTER 2A (MR2A)
MODE REGISTER 2B (MR2B)
NOTES:
1. S = Register permanently defined as supervisor-only access
2. S/U = Register programmable as either supervisor or user access
3. A read or write to these locations currently has no effect.
4. Address-triggered commands
MODE REGISTER 1A (MR1A)
CLOCK-SELECT REGISTER A (CSRA)
COMMAND REGISTER A (CRA)
TRANSMITTER BUFFER A (TBA)
AUXILIARY CONTROL REGISTER (ACR)
INTERRUPT ENABLE REGISTER (IER)
DO NOT ACCESS3
DO NOT ACCESS3
MODE REGISTER 1B (MR1B)
CLOCK-SELECT REGISTER B (CSRB)
COMMAND REGISTER B (CRB)
TRANSMITTER BUFFER B (TBB)
DO NOT ACCESS3
OUTPUT PORT CONTROL REGISTER (OPCR)
OUTPUT PORT (OP)4 BIT SET
OUTPUT PORT (OP)4 BIT RESET
MODE REGISTER 2A (MR2A)
MODE REGISTER 2B (MR2B)
Figure 7-9. Serial Module Programming Model
7.4.1.1 MODULE CONFIGURATION REGISTER (MCR). The MCR controls the serial
module configuration. This register can be either read or written when the module is
enabled and is in the supervisor state. The MCR is not affected by a CPU32 RESET
instruction. Only the MCR can be accessed when the module is disabled (i.e., the STP bit
in the MCR is set).
MCR
$700
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
STP FRZ1 FRZ0 ICCS
0
0
0
0
SUPV
0
0
0
IARB
RESET:
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
Read/Write
Supervisor Only
MOTOROLA
MC68340 USER’S MANUAL
7-19
For More Information On This Product,
Go to: www.freescale.com