English
Language : 

MC68340AB16E Datasheet, PDF (179/441 Pages) Motorola, Inc – Integrated Processor with DMA User’s Manual
Freescale Semiconductor, Inc.
When the CPU32 completes exception processing, it is ready to begin either exception
processing for a pending exception or execution of a handler routine. Priority assignment
governs the order in which exception processing occurs, not the order in which exception
handlers are executed.
Group/
Priority
0
1.1
1.2
2
3
4.1
4.2
4.3
Table 5-17. Exception Priority Groups
Exception and
Relative Priority
Reset
Address Error
Bus Error
BKPT#n, CHK, CHK2,
Division by Zero, RTE,
TRAP#n, TRAPcc, TRAPV
Illegal Instruction, Line A,
Unimplemented Line F,
Privilege Violation
Trace
Hardware Breakpoint
Interrupt
Characteristics
Aborts all processing (instruction or
exception); does not save old context.
Suspends processing (instruction or
exception); saves internal context.
Exception processing is a part of
instruction execution.
Exception processing begins before
instruction execution.
Exception processing begins when current
instruction or previous exception
processing is complete.
As a general rule, when simultaneous exceptions occur, the handler routines for lower
priority exceptions are executed before the handler routines for higher priority exceptions.
For example, consider the arrival of an interrupt during execution of a TRAP instruction,
while tracing is enabled. Trap exception processing (2) is done first, followed immediately
by exception processing for the trace (4.1), and then by exception processing for the
interrupt (4.3). Each exception places a new context on the stack. When the processor
resumes normal instruction execution, it is vectored to the interrupt handler, which returns
to the trace handler that returns to the trap handler.
There are special cases to which the general rule does not apply. The reset exception will
always be the first exception handled since reset clears all other exceptions. It is also
possible for high-priority exception processing to begin before low-priority exception
processing is complete. For example, if a bus error occurs during trace exception
processing, the bus error will be processed and handled before trace exception
processing is completed.
5-42
MC68340 USER’S MANUAL
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA