LAN9116 Datasheet, PDF (84/109 Pages) SMSC Corporation – Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller

LAN9116
Bits
Description
8 Duplex Mode. 1 = full duplex, 0 = half duplex. Ignored if Auto Negotiation is
enabled (0.12 = 1).
7 Collision Test. 1 = enable COL test, 0 = disable COL test
Type
RW
RW
Default
0
0
6-0 Reserved
RO
0
Note 5-1
This default value of this bit is determined by Pin 74 "SPEED_SEL". Please refer to the pin
description section for more details
5.5.2 BASIC STATUS REGISTER
Index (In Decimal):
1
Size:
16-bits
Bits
Description
15 100Base-T4. 1 = T4 able, 0 = no T4 ability
Type
RO
14 100Base-TX Full Duplex. 1 = TX with full duplex, 0 = no TX full duplex
RO
ability.
13 100Base-TX Half Duplex. 1 = TX with half duplex, 0 = no TX half duplex
RO
ability.
12 10Base-T Full Duplex. 1 = 10Mbps with full duplex 0 = no 10Mbps with full
RO
duplex ability
11 10Base-T Half Duplex. 1 = 10Mbps with half duplex 0 = no 10Mbps with
RO
half duplex ability
10-6 Reserved
RO
5 Auto-Negotiate Complete. 1 = auto-negotiate process completed 0 = auto- RO
negotiate process not completed
4 Remote Fault. 1 = remote fault condition detected 0 = no remote fault
RO/LH
3 Auto-Negotiate Ability. 1 = able to perform auto-negotiation function 0 =
RO
unable to perform auto-negotiation function
2 Link Status. 1 = link is up, 0 = link is down
RO/LL
1 Jabber Detect. 1 = jabber condition detected 0 = no jabber condition
detected
0 Extended Capabilities. 1 = supports extended capabilities registers 0 =
does not support extended capabilities registers.
RO/LH
RO
Default
0
1
1
1
1
0
0
0
1
0
0
1
5.5.3 PHY IDENTIFIER 1
Index (In Decimal):
2
Size:
Bits
15-0
Description
PHY ID Number. Assigned to the 3rd through 18th bits of the
Organizationally Unique Identifier (OUI), respectively.
16-bits
Type
RO
Default
0x0007h
DS00002268A-page 84
 2005-2016 Microchip Technology Inc.