LAN9116 Datasheet, PDF(27/109 Page) SMSC Corporation – Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LAN9116 Datasheet, PDF (27/109 Pages) SMSC Corporation – Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller

◁

LAN9116

WRITE (Write Location): If erase/write operations are enabled in the EEPROM, this command will cause the contents

of the E2P_DATA register to be written to the EEPROM location selected by the EPC Address field (EPC_ADDR). The

EPC_TO bit is set if the EEPROM does not respond within 30ms.

FIGURE 3-9:

EEPROM WRITE CYCLE

EECS

EECLK

EEDIO (OUTPUT)

EEDIO (INPUT)

tCSL

WRAL (Write All): If erase/write operations are enabled in the EEPROM, this command will cause the contents of the

E2P_DATA register to be written to every EEPROM memory location. The EPC_TO bit is set if the EEPROM does not

respond within 30ms.

FIGURE 3-10:

EEPROM WRAL CYCLE

EECS

EECLK

EEDIO (OUTPUT)

EEDIO (INPUT)

tCSL

Table 3-8, "Required EECLK Cycles", shown below, shows the number of EECLK cycles required for each EEPROM

operation.

TABLE 3-8:

REQUIRED EECLK CYCLES

Operation

ERASE

ERAL

EWDS

EWEN

READ

WRITE

WRAL

Required EECLK Cycles

ï£ 2005-2016 Microchip Technology Inc.

DS00002268A-page 27

▷