LAN9116 Datasheet, PDF (58/109 Pages) SMSC Corporation – Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller

LAN9116
Bits
13
12-11
10
9
8
7
6
5
4
3
2-0
Description
Transmitter Error (TXE). When generated, indicates that the transmitter
has encountered an error. Please refer to Section 3.12.7, "Transmitter
Errors," on page 41, for a description of the conditions that will cause a
TXE.
Reserved
TX Data FIFO Overrun Interrupt (TDFO). Generated when the TX data
FIFO is full, and another write is attempted.
TX Data FIFO Available Interrupt (TDFA). Generated when the TX data
FIFO available space is greater than the programmed level.
TX Status FIFO Full Interrupt (TSFF). Generated when the TX Status
FIFO is full.
TX Status FIFO Level Interrupt (TSFL). Generated when the TX Status
FIFO reaches the programmed level.
RX Dropped Frame Interrupt (RXDF_INT). This interrupt is issued
whenever a receive frame is dropped.
Reserved
RX Status FIFO Full Interrupt (RSFF). Generated when the RX Status
FIFO is full.
RX Status FIFO Level Interrupt (RSFL). Generated when the RX Status
FIFO reaches the programmed level.
GPIO [2:0] (GPIOx_INT). Interrupts are generated from the GPIO’s. These
interrupts are configured through the GPIO_CFG register.
Type
R/WC
RO
R/WC
R/WC
R/WC
R/WC
R/WC
RO
R/WC
R/WC
R/WC
Default
0
-
0
0
0
0
0
-
0
0
000
5.3.4 INT_EN—INTERRUPT ENABLE REGISTER
Offset:
5Ch
Size:
32 bits
This register contains the interrupt masks for IRQ. Writing 1 to any of the bits enables the corresponding interrupt as a
source for IRQ. Bits in the INT_STS register will still reflect the status of the interrupt source regardless of whether the
source is enabled as an interrupt in this register.
Bits
31
30:26
25
24
23
22
21
20
19
18
17
16
15
14
13
12-11
10
Description
Software Interrupt (SW_INT_EN)
Reserved
TX Stopped Interrupt Enable (TXSTOP_INT_EN)
RX Stopped Interrupt Enable (RXSTOP_INT_EN)
RX Dropped Frame Counter Halfway Interrupt Enable
(RXDFH_INT_EN).
Reserved
TX IOC Interrupt Enable (TIOC_INT_EN)
RX DMA Interrupt (RXD_INT).
GP Timer (GPT_INT_EN)
PHY (PHY_INT_EN)
Power Management Event Interrupt Enable (PME_INT_EN)
TX Status FIFO Overflow (TXSO_EN)
Receive Watchdog Time-out Interrupt (RWT_INT_EN)
Receiver Error Interrupt (RXE_INT_EN)
Transmitter Error Interrupt (TXE_INT_EN)
Reserved
TX Data FIFO Overrun Interrupt (TDFO_INT_EN)
Type
R/W
RO
R/W
R/W
R/W
RO
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
R/W
Default
0
-
0
0
0
0
0
0
0
0
0
0
0
0
0
-
0
DS00002268A-page 58
 2005-2016 Microchip Technology Inc.