LAN9116 Datasheet, PDF (56/109 Pages) SMSC Corporation – Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller

LAN9116
5.3.1 ID_REV—CHIP ID AND REVISION
Offset:
50h
Size:
This register contains the ID and Revision fields for this design.
Bits
Description
31-16 Chip ID. This read-only field identifies this design
15-0 Chip Revision. This is the current revision of the chip.
32 bits
Type
RO
RO
Default
0116h
0001h
5.3.2 IRQ_CFG—INTERRUPT CONFIGURATION REGISTER
Offset:
54h
Size:
This register configures and indicates the state of the IRQ signal.
32 bits
Bits
31:24
23-15
14
13
12
11-9
8
7-5
4
Description
Interrupt Deassertion Interval (INT_DEAS). This field determines the
Interrupt Deassertion Interval for the Interrupt Request in multiples of 10
microseconds.
Type
R/W
Writing zeros to this field disables the INT_DEAS Interval and resets the
interval counter. Any pending interrupts are then issued. If a new, non-
zero value is written to the INT_DEAS field, any subsequent interrupts will
obey the new setting.
Note: The Interrupt Deassertion interval does not apply to the PME
interrupt.
Reserved
RO
Interrupt Deassertion Interval Clear (INT_DEAS_CLR). Writing a one to
SC
this register clears the de-assertion counter in the IRQ Controller, thus
causing a new de-assertion interval to begin (regardless of whether or not
the IRQ Controller is currently in an active de-assertion interval).
Interrupt Deassertion Status (INT_DEAS_STS). When set, this bit
SC
indicates that the INT_DEAS is currently in a deassertion interval, and any
interrupts (as indicated by the IRQ_INT and INT_EN bits) will not be
delivered to the IRQ pin. When cleared, the INT_DEAS is currently not in
a deassertion interval, and enabled interrupts will be delivered to the IRQ
pin.
Master Interrupt (IRQ_INT). This read-only bit indicates the state of the
RO
internal IRQ line. When set high, one of the enabled interrupts is currently
active. This bit will respond to the associated interrupts regardless of the
IRQ_EN field. This bit is not affected by the setting of the INT_DEAS field.
Reserved
RO
IRQ Enable (IRQ_EN) – This bit controls the final interrupt output to the
R/W
IRQ pin. When cleared, the IRQ output is disabled and will be
permanently deasserted. This bit only controls the external IRQ signal,
and has no effect on any of the internal interrupt status bits.
Reserved
RO
IRQ Polarity (IRQ_POL) – When cleared, enables the IRQ line to function R/W NASR
as an active low output. When set, the IRQ output is active high. When
IRQ is configured as an open-drain output this field is ignored, and the
interrupt output is always active low.
Default
0
-
0
0
0
-
0
-
0
DS00002268A-page 56
 2005-2016 Microchip Technology Inc.