LAN9117 Datasheet, PDF (74/114 Pages) SMSC Corporation – HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER

LAN9117
5.3.16 GPT_CNT-GENERAL PURPOSE TIMER CURRENT COUNT REGISTER
Offset:
90h
This register reflects the current value of the GP Timer.
Size:
32 bits
Bits
31-16 Reserved
Description
15-0 General Purpose Timer Current Count (GPT_CNT). This 16-bit field
reflects the current value of the GP Timer.
Type
RO
RO
Default
-
FFFFh
5.3.17 WORD_SWAP—WORD SWAP CONTROL
Offset:
98h
Size:
32 bits
This register controls how words from the host data bus are mapped to the CRSs and Data FIFOs inside the LAN9117.
The LAN9117 always sends data from the Transmit Data FIFO to the network so that the low order word is sent first,
and always receives data from the network to the Receive Data FIFO so that the low order word is received first.
Bits
Description
31:0 Word Swap. If this field is set to 00000000h, or anything except
FFFFFFFFh, the LAN9117 maps words with address bit A[1]=1 to the high
order words of the CSRs and Data FIFOs, and words with address bit A[1]=0
to the low order words of the CSRs and Data FIFOs. If this field is set to
FFFFFFFFh, the LAN9117 maps words with address bit A[1]=1 to the low
order words of the CSRs and Data FIFOs, and words with address bit A[1]=0
to the high order words of the CSRs and Data FIFOs.
Type
R/W
NASR
Default
00000000h
5.3.18 FREE_RUN—FREE-RUN 25MHZ COUNTER
Offset:
9Ch
Size:
This register reflects the value of the free-running 25MHz counter.
32 bits
Bits
Description
31:0 Free Running SCLK Counter (FR_CNT):
Note:
This field reflects the value of a free-running 32-bit counter. At
reset the counter starts at zero and is incremented for every
25MHz cycle. When the maximum count has been reached the
counter will rollover. Since the bus interface is 16-bits wide, and
this is a 32-bit counter, the count value is latched on the first read.
• The FREE_RUN counter can take up to 160nS to clear after a reset
event.
• This counter will run regardless of the power management states D0, D1
or D2.
Type
RO
Default
-
DS00002267A-page 74
 2005-2016 Microchip Technology Inc.