LAN9117 Datasheet, PDF (4/114 Pages) SMSC Corporation – HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER

LAN9117
1.0 GENERAL DESCRIPTION
The LAN9117 is a full-featured, single-chip 10/100 Ethernet controller designed for embedded applications where per-
formance, flexibility, ease of integration and system cost control are required. The LAN9117 has been specifically archi-
tected to provide the highest performance possible for any 16-bit application. The LAN9117 is fully IEEE 802.3 10BASE-
T and 802.3u 100BASE-TX compliant.
The LAN9117 includes an integrated Ethernet MAC and PHY with a high-performance SRAM-like slave interface. The
simple, yet highly functional host bus interface provides a glue-less connection to most common 16-bit microprocessors
and microcontrollers as well as 32-bit microprocessors exposing a 16-bit external bus. The LAN9117 includes large
transmit and receive data FIFOs with a high-speed host bus interface to accommodate high bandwidth, high latency
applications. In addition, the LAN9117 memory buffer architecture allows the most efficient use of memory resources
by optimizing packet granularity.
Applications
The LAN9117 is well suited for many medium-high-performance embedded applications, including:
• Medium-range cable, satellite and IP set-top boxes
• High-end audio distribution systems
• Digital video recorders
• DVD Recorders/Players
• High-definition televisions
• Digital media clients/servers
• Home gateways
The LAN9117 also supports features which reduce or eliminate packet loss. Its internal 16-KByte SRAM can hold over
200 received packets. If the receive FIFO gets too full, the LAN9117 can automatically generate flow control packets to
the remote node, or assert back-pressure on the remote node by generating network collisions.
The LAN9117 supports numerous power management and wakeup features. The LAN9117 can be placed in a reduced
power mode and can be programmed to issue an external wake signal via several methods, including “Magic Packet”,
“Wake on LAN” and “Link Status Change”. This signal is ideal for triggering system power-up using remote Ethernet
wakeup events. The device can be removed from the low power state via a host processor command.
DS00002267A-page 4
 2005-2016 Microchip Technology Inc.