LAN9117 Datasheet, PDF (32/114 Pages) SMSC Corporation – HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER

LAN9117
FIGURE 3-11:
PME AND PME_INT SIGNAL GENERATION
WUFR
WUEN
MPR
MPEN
phy_int
WOL_EN
WUPS
ED_EN
WUPS
Other System
Interrupts
PME_INT
IRQ
Denotes a level-triggered "sticky" status bit
PME_INT_EN
IRQ_EN
PME_EN
PME_IND
PME_POL
PME_TYPE
50ms
PME
LOGIC
3.10.3 INTERNAL PHY POWER-DOWN MODES
There are 2 power-down modes for the internal Phy:
3.10.3.1 General Power-Down
This power-down is controlled by register 0, bit 11. In this mode the internal PHY, except the management interface, is
powered-down and stays in that condition as long as Phy register bit 0.11 is HIGH. When bit 0.11 is cleared, the PHY
powers up and is automatically reset. Please refer to Section 5.5.1, "Basic Control Register," on page 88 for additional
information on this register.
3.10.3.2 Energy Detect Power-Down
This power-down mode is activated by setting the Phy register bit 17.13 to 1. Please refer to Section 5.5.8, "Mode Con-
trol/Status," on page 92 for additional information on this register. In this mode when no energy is present on the line,
the PHY is powered down, with th exception of the management interface, the SQUELCH circuit and the ENERGYON
logic. The ENERGYON logic is used to detect the presence of valid energy from 100Base-TX, 10Base-T, or Auto-nego-
tiation signals
In this mode, when the ENERGYON signal is low, the PHY is powered-down, and nothing is transmitted. When energy
is received - link pulses or packets - the ENERGYON signal goes high, and the PHY powers-up. It automatically resets
itself into the state it had prior to power-down, and asserts the INT7.1 bit of the register defined in Section 5.5.11, "Inter-
rupt Source Flag," on page 93. If the ENERGYON interrupt is enabled, this event will cause an interrupt to the host. The
first and possibly the second packet to activate ENERGYON may be lost.
When 17.13 is low, energy detect power-down is disabled.
3.11 Detailed Reset Description
The LAN9117 has five reset sources:
• Power-On Reset (POR)
• Hardware Reset Input Pin (nRESET)
DS00002267A-page 32
 2005-2016 Microchip Technology Inc.