DS1035 Datasheet, PDF (18/106 Pages) Dallas Semiconductor – 3-in-1 High.Speed Silicon Delay Line

Figure 2-11. Group of Four Programmable I/O Cells
1 PIC
Core Logic/
Routing
Input
Gearbox
Output
Gearbox
Architecture
MachXO2 Family Data Sheet
PIO A
Input Register
Block
Output
Register Block
Pin
& Tristate
A
Register Block
PIO B
Input Register
Block
Output
Register Block
Pin
& Tristate
B
Register Block
PIO C
Input Register
Block
Output
Register Block
Pin
& Tristate
C
Register Block
PIO D
Input Register
Block
Output
Register Block
Pin
& Tristate
D
Register Block
Notes:
1. Input gearbox is available only in PIC on the bottom edge of MachXO2-640U, MachXO2-1200/U and larger devices.
2. Output gearbox is available only in PIC on the top edge of MachXO2-640U, MachXO2-1200/U and larger devices.
2-14