|
MC68HC11F1_13 Datasheet, PDF (61/158 Pages) Freescale Semiconductor, Inc – Technical Data | |||
|
◁ |
Freescale Semiconductor, Inc.
CSIO1
Table 4-12 Chip Select Control Parameter Summary
Enable
Valid
Polarity
Size
Start Address
Stretch
IO1EN in CSCTL â
1 = On, off at reset (0)
IO1AV in CSGSIZ â
1 = Address valid, 0 = E valid
IO1PL in CSCTL â
1 = Active high, 0 = Active low
Fixed â
($x060â$x7FF)
$x060 â
âxâ is determined by REG[3:0] in INIT
IO1SAâIO1SB in CSSTRH â 0, 1, 2, or 3 E clocks
CSIO2
Enable
Valid
Polarity
Size
Start Address
Stretch
IO2EN in CSCTL â
1 = On, off at reset (0)
IO2AV in CSGSIZ â
1 = Address valid, 0 = E valid
IO2PL in CSCTL â
1 = Active high, 0 = Active low
Fixed â
($x800â$xFFF)
$x800 â
âxâ is determined by REG[3:0] in INIT
IO2SAâIO2SB in CSSTRH â 0, 1, 2, or 3 E clocks
CSPROG
Enable
Valid
Polarity
Size
Start Address
Stretch
Priority
PCSEN in CSCTL â
1 = On, on after reset in expanded modes
off after reset in single-chip modes
Fixed (Address valid)
Fixed (Active low)
PSIZAâPSIZB â
in CSCTL
0:0 = 64K ($0000â$FFFF)
0:1 = 32K ($8000â$FFFF)
1:0 = 16K ($C000â$FFFF)
1:1 = 8K ($E000â$FFFF)
Fixed (determined by size)
PSTHAâPSTHB in CSSTRH â 0, 1, 2, or 3 E clocks
1 cycle after reset in expanded mode
no delay after reset in all other modes
GCSPR in CSCTL â
1 = CSGEN above CSPROG
0 = CSPROG above CSGEN
CSGEN
Enable
Valid
Polarity
Size
Start Address
Stretch
Set size to 0K to disable â 1 = CSGEN above CSPROG
0 = CSPROG above CSGEN
GAVLD in CSGSIZ â
Address valid or E valid
GNPOL in CSGSIZ â
Active high or low
GSIZAâGSIZC in CSGSIZ â Refer to Table 4â12
GA[15:10] in CSGADR
GSTHAâGSTHB in CSSTRH â 0, 1, 2, or 3 E clocks
TECHNICAL DATA
OPERATING MODES AND ON-CHIP MEMORY
For More Information On This Product,
Go to: www.freescale.com
4-23
|
▷ |