DS570 Datasheet, PDF (29/38 Pages) Xilinx, Inc – Supports full-duplex operation

LogiCORE IP XPS Serial Peripheral Interface (SPI) (v2.02a)
SPI master and slave devices without FIFOs performing one 8-bit/16-bit/32-bit transfer (optional mode).
Follow these steps to successfully complete an SPI transaction:
1. Start from proper state including SPI bus arbitration.
2. Configure master DGIER and IPIER. Also configure slave DGIER and IPIER registers as desired.
3. Write configuration data to master SPI device SPICR as required.
4. Write configuration data to slave SPI device SPICR as required.
5. Write the active-low, one-hot encoded slave select address to the master SPISSR.
6. Write data to slave SPIDTR register as required.
7. Write data to master SPIDTR register to start transfer.
8. Wait for interrupt (typically IPISR bit(30)) or poll status for completion.
9. Read IPISR of both master and slave SPI devices as required.
10. Perform interrupt requests as required.
11. Read SPISR of both master and slave SPI devices as required.
12. Perform actions as required or dictated by SPISR data.
SPI master and slave devices where registers/FIFOs are filled before SPI transfer is started and multiple discrete
8-bit transfers are performed (optional mode)
Follow these steps to successfully complete an SPI transaction:
1. Start from proper state including SPI bus arbitration.
2. Configure master DGIER and IPIER. Also configure slave DGIER and IPIER registers as desired.
3. Write configuration data to master SPI device SPICR as required, don’t enable the transaction.
4. Write configuration data to slave SPI device SPICR as required in slave mode.
5. Write the active-low, one-hot encoded slave select address to the master SPISSR.
6. Write all data to slave SPIDTR Register/FIFO as required.
7. Write all data to master SPIDTR Register/FIFO.
8. Write enable bit to master SPICR which starts transfer.
9. Wait for interrupt (typically IPISR bit(27)) or poll status for completion.
10. Read IPISR of both master and slave SPI devices as required.
11. Perform interrupt requests as required.
12. Read SPISR of both master and slave SPI devices as required.
13. Perform actions as required or dictated by SPISR data.
SPI master and slave devices with FIFOs where some initial data is written to FIFOs, the SPI transfer is started, data
is written to the FIFOs as fast or faster than the SPI transfer and multiple discrete 8-bit transfers are performed
(optional mode).
Follow these steps to successfully complete an SPI transaction:
1. Start from proper state including SPI bus arbitration.
2. Configure master DGIER and IPIER. Also configure slave DGIER and IPIER registers as desired.
3. Write configuration data to master SPI device SPICR as required.
4. Write configuration data to slave SPI device SPICR as required.
5. Write the active-low, one-hot encoded slave select address to the master SPISSR.
DS570 June 22, 2011
www.xilinx.com
29
Product Specification