DS570 Datasheet, PDF (1/38 Pages) Xilinx, Inc – Supports full-duplex operation

DS570 June 22, 2011
LogiCORE IP XPS Serial
Peripheral Interface (SPI) (v2.02a)
Product Specification
Introduction
The XPS Serial Peripheral Interface (SPI) connects to the
PLB V4.6 (Processor Local Bus with Xilinx
simplifications) and provides a serial interface to SPI
devices such as SPI EEPROMs and SPI serial flash
devices. The SPI protocol, as described in the Motorola
M68HC11 data sheet, provides a simple method for a
master and a selected slave to exchange data.
Features
• Connects as a 32-bit slave on PLB V4.6 buses of 32,
64 or 128 bits
• Supports four signal interface (MOSI, MISO, SCK
and SS)
• Supports slave select (SS) bit for each slave on the
SPI bus
• Supports full-duplex operation
• Supports master and slave SPI modes
• Supports programmable clock phase and polarity
• Supports continuous transfer mode for automatic
scanning of a peripheral
• Supports automatic or manual slave select modes
• Supports MSB/LSB first transactions
• Supports transfer length of 8-bits, 16-bits or 32-bits
• Supports local loopback capability for testing
• Supports multiple master and multiple slave
environment
• Optional 16 element deep (an element is a byte, a
half-word or a word) transmit and receive FIFOs
LogiCORE IP Facts Table
Core Specifics
Supported Device
Family ⁽¹⁾
Spartan®-3, Spartan-3E, Spartan-3A/3AN,
Spartan-6, Spartan-3A DSP, Automotive
Spartan-3/3A/3A DSP/ 3E, Virtex®-4,
Virtex-4Q, Virtex-4QV, Virtex-5/5FX, Virtex-6
Supported User
Interfaces
32-bit PLBv46 Slave
Resources
Frequency
Configuration
LUTs
FFs
DSP
Slices
Block
RAMs
Max. Freq.
Configuration 1
Virtex-4: See Table 16.
Configuration 2
Virtex-5: See Table 17.
Configuration 3
Spartan-3A: See Table 18.
Configuration 4
Spartan-6: See Table 19.
Configuration 5
Spartan-6: See Table 20.
Provided with Core
Documentation
Product Specification
Design Files
VHDL
Example Design
Not Provided
Test Bench
Not Provided
Constraints File
Not Provided
Simulation Model
Not Provided
Tested Design Tools ⁽²⁾
Design Entry Tools
Xilinx ISE^® v13.2
Simulation
Mentor Graphics ModelSim v6.6d
Synthesis Tools
XST 13.2.
Support
Provided by Xilinx, Inc.
Notes:
1. For a complete listing of supported devices, see the release
notes for this core.
2. For a listing of the supported tool versions, see the ISE
Design Suite 13: Release Note Guide.
© Copyright 2008-2011 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United
States and other countries. The PowerPC name and logo are registeed trademarks of IBM Corp. and are used under license. All other trademarks are the property
of their respective owners.
DS570 June 22, 2011
www.xilinx.com
1
Product Specification