English
Language : 

W89C841F Datasheet, PDF (76/102 Pages) Winbond – 3-IN - 1 10/100M FAST ETHERNET CONTROLLER
◁
W89C841F/D
Ddc/DRFCTV RXDMA Flow Control Threshold Value
BIT
31:18
17:9
8:0
ATTRIBUTE
R
R/W
R/W
BIT NAME
---
HTV
LTV
DESCRIPTION
Reserved. Fixed to 0.
High Threshold Value
When the receive byte count in the RX FIFO is greater than
high threshold value, a pause packet with MAX pause time
will be transmitted if bit TFCEN of register C1c/CNCR is set.
Default value: 9’h180
Low Threshold Value
When the receive byte count in the RX FIFO is less than low
threshold value, a pause packet with MIN pause time will be
transmitted if bit TFCEN of register C1c/CNCR is set.
Default value: 9’h100
Df0/DFER Function Event Register
This register is used for reporting of interrupt pending and power-management event detection in a
CardBus system. A field in this register is set when the corresponding field in the Function Present
State register changes its value. Writing "1" into a field clear the field. Writing "0" has no effect
BIT
31:16
15
14:5
4
ATTRIBUTE
R
R/WC
R
Sticky bit,
R/WC
BIT NAME
DESCRIPTION
---
Reserved. Fixed to 0.
INTR Interrupt Event
It is set when the interrupt is pending or FRS_INTR bit in the
register Dfc/DFFER[15] is set, regardless the mask value.
----
Reserved. Fixed to 0.
GWAKE General Wake-up Event
It is set when the PRE_GWAKE bit in register Df8/DFPSR[4]
changes its state from 0 to 1 or FRS_GWAKE bit in the
Dfc/DFFER[4] is set, regardless the mask value. This bit is
cleared by write 1 and writing 0 has no effect.
This bit is default to 0 if PMEB generation from D3cold is not
supported.
If PMEB generation from D3cold is supported, then this bit is
sticky and must be explicitly cleared by the operating system
each time it is initially loaded.
Note: When W89C841F is configured into CardBus system, writing 1 to the
field will clear this bit and the PME_Status bit in the register
Fe0/FPMR1[15] too. Or writing 1 to the PME_Status bit in the register
Fe0/FPMR1[15] will clear PME_Status bit and this GWAKE bit.
3:0
R
---
Reserved. Fixed to 0.
- 76 -
 ▷