LM3S5762 Datasheet, PDF (821/841 Pages) Texas Instruments – Stellaris® LM3S5762 Microcontroller

Stellaris® LM3S5762 Microcontroller
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
ADCSSFSTAT0, type RO, offset 0x04C, reset 0x0000.0100 (see page 485)
FULL
ADCSSFSTAT1, type RO, offset 0x06C, reset 0x0000.0100 (see page 485)
EMPTY
HPTR
TPTR
FULL
ADCSSFSTAT2, type RO, offset 0x08C, reset 0x0000.0100 (see page 485)
EMPTY
HPTR
TPTR
FULL
ADCSSFSTAT3, type RO, offset 0x0AC, reset 0x0000.0100 (see page 485)
EMPTY
HPTR
TPTR
FULL
ADCSSMUX1, type R/W, offset 0x060, reset 0x0000.0000 (see page 486)
EMPTY
HPTR
TPTR
MUX3
MUX2
ADCSSMUX2, type R/W, offset 0x080, reset 0x0000.0000 (see page 486)
MUX1
MUX0
MUX3
MUX2
ADCSSCTL1, type R/W, offset 0x064, reset 0x0000.0000 (see page 487)
MUX1
MUX0
TS3
IE3
END3
D3
TS2
IE2
END2
D2
TS1
IE1
END1
D1
TS0
IE0
END0
D0
ADCSSCTL2, type R/W, offset 0x084, reset 0x0000.0000 (see page 487)
TS3
IE3
END3
D3
TS2
IE2
END2
D2
TS1
IE1
END1
D1
TS0
IE0
END0
D0
ADCSSMUX3, type R/W, offset 0x0A0, reset 0x0000.0000 (see page 489)
ADCSSCTL3, type R/W, offset 0x0A4, reset 0x0000.0002 (see page 490)
MUX0
Universal Asynchronous Receivers/Transmitters (UARTs)
UART0 base: 0x4000.C000
UARTDR, type R/W, offset 0x000, reset 0x0000.0000 (see page 500)
TS0
IE0
END0
D0
OE
BE
PE
FE
UARTRSR/UARTECR, type RO, offset 0x004, reset 0x0000.0000 (Reads) (see page 502)
DATA
UARTRSR/UARTECR, type WO, offset 0x004, reset 0x0000.0000 (Writes) (see page 502)
OE
BE
PE
FE
UARTFR, type RO, offset 0x018, reset 0x0000.0090 (see page 504)
DATA
UARTILPR, type R/W, offset 0x020, reset 0x0000.0000 (see page 506)
TXFE RXFF TXFF RXFE BUSY
UARTIBRD, type R/W, offset 0x024, reset 0x0000.0000 (see page 507)
ILPDVSR
UARTFBRD, type R/W, offset 0x028, reset 0x0000.0000 (see page 508)
DIVINT
DIVFRAC
November 17, 2011
821
Texas Instruments-Production Data