TLK105_16 Datasheet, PDF (60/104 Pages) Texas Instruments – TLK105 TLK106 Industrial Temp, Single Port 10/100Mbs Ethernet Physical Layer

TLK105
TLK106
SLLSEB8C – AUGUST 2012 – REVISED APRIL 2016
www.ti.com
Table 8-19. PHY Specific Control Register (PHYSCR), address 0x0011 (continued)
BIT NAME
1 INT_EN
0 INT_OE
DEFAULT DESCRIPTION
0,RW
Interrupt Enable:
1 = Enable event based interrupts
0 = Disable event based interrupts
Enable interrupt dependent on the event enables in the MISR register (0x0012).
0,RW
Interrupt Output Enable:
1 = INT / PWDN is an Interrupt Output
0 = INT / PWDN is a Power Down
Enable active low interrupt events via the INT / PWDN pin by configuring the INT / PWDN pin as an
output.
8.1.16 MII Interrupt Status Register 1 (MISR1)
This register contains events status and enables for the interrupt function. If an event has occurred since
the last read of this register, the corresponding status bit will be set. If the corresponding enable bit in the
register is set, an interrupt will be generated if the event occurs. The PHYSCR register (0x0011) bits 1 and
0 must also be set to allow interrupts. The status indications in this register will be set even if the interrupt
is not enabled.
Table 8-20. MII Interrupt Status Register 1 (MISR1), address 0x0012
BIT
15:14
13
NAME
RESERVED
Link Status Changed INT
12 Speed Changed INT
11 Duplex Mode Changed INT
10 Auto-Negotiation Completed INT
9 FC HF INT
8 RE HF INT
7:6 RESERVED
5 Link Status Changed EN
4 Speed Changed EN
3 Duplex Mode Changed EN
2 Auto-Negotiation Completed EN
1 FC HF EN
0 RE HF EN
DEFAULT
00, RO
0,RO, COR
0,RO, COR
0,RO, COR
0,RO, COR
0,RO, COR
0,RO, COR
00, RO
0, RW
0, RW
0, RW
0, RW
0, RW
0, RW
DESCRIPTION
RESERVED: Writes ignored, read as 0.
Change of Link Status interrupt:
1 = Change of link status interrupt is pending
0 = No change of link status
Change of Speed Status interrupt:
1 = Change of speed status interrupt is pending
0 = No change of speed status
Change of duplex status interrupt:
1 = Duplex status change interrupt is pending
0 = No change of duplex status
Auto-Negotiation Complete interrupt:
1 = Auto-negotiation complete interrupt is pending.
0 = No Auto-negotiation complete event is pending
False Carrier Counter half-full interrupt:
1 = False carrier counter (Register FCSCR, address 0x0014) exceeds half-
full interrupt is pending
0 = False carrier counter half-full event is not pending
Receive Error Counter half-full interrupt:
1 = Receive error counter (Register RECR, address 0x0015) exceeds half
full interrupt is pending
0 = No Receive error counter half full event pending
RESERVED: Writes ignored, read as 0.
Enable Interrupt on change of link status
Enable Interrupt on change of speed status
Enable Interrupt on change of duplex status
Enable Interrupt on Auto-negotiation complete event
Enable Interrupt on False Carrier Counter Register half-full event
Enable Interrupt on Receive Error Counter Register half-full event
60
Register Block
Copyright © 2012–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK105 TLK106