TLK105_16 Datasheet, PDF (56/104 Pages) Texas Instruments – TLK105 TLK106 Industrial Temp, Single Port 10/100Mbs Ethernet Physical Layer

TLK105
TLK106
SLLSEB8C – AUGUST 2012 – REVISED APRIL 2016
www.ti.com
8.1.13 Extended Register Addressing
REGCR (0x000D) and ADDAR (0x000E) allow read/write access to the extended register set (addresses
above 0x001F) using indirect addressing.
• REGCR [15:14] = 00: A write to ADDAR modifies the extended register set address register. This
address register must be initialized in order to access any of the registers within the extended register
set.
• REGCR [15:14] = 01: A read/write to ADDAR operates on the register within the extended register set
selected (pointed to) by the value in the address register. The address register contents (pointer)
remain unchanged.
• REGCR [15:14] = 10: A read/write to ADDAR operates on the register within the extended register set
selected (pointed to) by the value in the address register. After that access is complete, for both reads
and writes, the value in the address register is incremented.
• REGCR [15:14] = 11: A read/write to ADDAR operates on the register within the extended register set
selected (pointed to) by the value in the address register. After that access is complete, for write
accesses only, the value in the address register is incremented. For read accesses, the value of the
address register remains unchanged.
8.1.13.1 Register Control Register (REGCR)
This register is the MDIO Manageable MMD access control. In general, register REGCR (4:0) is the
device address DEVAD that directs any accesses of the ADDAR (0x000E) register to the appropriate
MMD. REGCR also contains selection bits for auto increment of the data register. This register contains
the device address to be written to access the extended registers. Write 0x1F into bits 4:0 of this register.
REGCR also contains selection bits (15:14) for the address auto-increment mode of ADDAR.
Table 8-16. Register Control Register (REGCR), address 0x000D
BIT
15:14
13:5
4:0
BIT NAME
Function
RESERVED
DEVAD
DEFAULT
0, RW
0, RO
0, RW
DESCRIPTION
00 = Address
01 = Data, no post increment
10 = Data, post increment on read and write
11 = Data, post increment on write only
RESERVED: Writes ignored, read as 0.
Device Address: In general, these bits [4:0] are the device address DEVAD that directs any
accesses of ADDAR register (0x000E) to the appropriate MMD. Specifically, the TLK10x uses the
vendor specific DEVAD [4:0] = “11111” for accesses. All accesses through registers REGCR and
ADDAR should use this DEVAD. Transactions with other DEVAD are ignored.
8.1.13.2 Address or Data Register (ADDAR)
This register is the address/data MMD register. ADDAR is used in conjunction with REGCR register
(0x000D) to provide the access by indirect read/write mechanism to the extended register set.
BIT BIT NAME
15:0 Addr/data
Table 8-17. Data Register (ADDAR), address 0x000E
DEFAULT
0, RW
DESCRIPTION
If REGCR register 15:14 = 00, holds the MMD DEVAD's address register, otherwise holds the
MMD DEVAD's data register
8.1.14 PHY Status Register (PHYSTS)
This register provides quick access to commonly accessed PHY control status and general information.
BIT NAME
15 RESERVED
Table 8-18. PHY Status Register (PHYSTS), address 0x0010
DEFAULT
0, RO
RESERVED: Writes ignored, read as 0.
DESCRIPTION
56
Register Block
Copyright © 2012–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK105 TLK106